

CMOS Memory Products

1991 Data Book/Handbook

Advanced Micro Devices





Advanced Micro Devices CMOS Memory Products

1991 Data Book/Handbook

© 1991 Advanced Micro Devices, Inc.

Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any warranty of any kind, including but not limited to implied warrants of merchan-
tability or fitness for a particular application. AMD assumes no responsibility for the use of any circuitry other than the circuitry in an AMD product.
The information in this publication is believed to be accurate in all respects at the time of publication, but is subject to change without notice. AMD assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein. Additionally, AMD assumes no responsibility for the functioning of undescribed features or parameters.
Trademarks Embedded Erase™, Embedded Program™, ExpressROM™, Flasherase™ and Flashrite™ are trademarks of Advanced Micro Devices, Inc.

II

Advanced Micro Devices continues to focus on memory product development. Over the past few years our entire product line has been converted to the industry's most advanced CMOS process. Our technology leadership is evidenced by the world's fastest EPROMs in every density as well as the industry's smallest die sizes.

Our EPROM product portfolio is the broadest available. CMOS EPROMs in production today span all densities from 64K through 4 Megabits with 8 Megabit parts on the way. A choice of speeds ranging from 35 ns to 250 ns allows you to maximize the performance of systems based on todays highest speed processors. We also offer several application specific memories; a 1 Megabit burst mode EPROM, an ultra low power 512K EPROM, a Content Addressable Memory (CAM) and a full line of First-in First-out memories (FIFOs).

The progression of technology now allows us to offer Flash memories for cost effective solutions that require in-system reprogrammability. Densities from 256K through 2 Megabit are now in production. They are 100% compatible with today's 12 V Flash standard.

AMD has become the non-volatile memory leader. We hope to be your supplier of choice.

Rich Forte Vice President

High Performance Memories

RH Int



TABLE OF CONTENTS

Section 1	Introduction	1–1
	UV & OT ExpressI Flash Me FIFO Devices	lemory Products Selector Guide
	Static RAMs S	
Section 2		e Programmable Read Only Memories
	Am27C64	n to EPROMs
	Am27C128	128K (6,384 x 8-Bit) CMOS EPROM
	Am27C256	256K (32,768 x 8-Bit) CMOS EPROM
	Am27H256	High Speed 256K (32,768 x 8-Bit) CMOS EPROM
	Am27C512	512K (65,536 x 8-Bit) CMOS EPROM
	Am27C512L	Ultra Low Power 512K (65,536 x 8-Bit) CMOS EPROM
	Am27C010 Am27H010	1 Megabit (131,072 x 8-Bit) CMOS EPROM High Speed 1 Megabit (131,072 x 8-Bit)
	AIIIZ/HUIU	CMOS EPROM
	Am27HB010	High Speed Burst-Mode 1 Megabit (131,072 x 8-Bit) CMOS EPROM
	Am27C100	1 Megabit (131,072 x 8-Bit) ROM Compatible CMOS EPROM
	Am27C1024	1 Megabit (65,536 x 16-Bit) CMOS EPROM
	Am27C020	2 Megabit (262,144 x 8-Bit) CMOS EPROM
	Am27C2048	2 Megabit (131,072 x 16-Bit) CMOS EPROM
	Am27C040	4 Megabit (524,288 x 8-Bit) CMOS EPROM
	Am27C400	4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM
	Am27C4096	4 Megabit (262,144 x 16-Bit) CMOS EPROM
	Am27C080	8 Megabit (1,048,576 x 8-Bit) CMOS EPROM
	Am27C800	8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit) ROM Compatible CMOS EPROM
Section 3	ExpressROM™	Memories
	An Introduction	n to ExpressROM Memories
	Am27X64	64K (8,192 x 8-Bit) ExpressROM Device
	Am27X128	128K (16,384 x 8-Bit) ExpressROM Device
	Am27X256	256K (32,768 x 8-Bit) ExpressROM Device
	Am27X512	512K (65,536 x 8-Bit) ExpressROM Device
	Am27X010	1 Megabit (131,072 x 8-Bit) ExpressROM Device
	Am27X100	1 Megabit (131,072 x 8-Bit) ROM Compatible ExpressROM Device
	Am27X1024	1 Megabit (65,536 x 16-Bit) ExpressROM Device
	Am27X020	2 Megabit (262,144 x 8-Bit) ExpressROM Device
	Am27X2048	2 Megabit (131,072 x 16-Bit) ExpressROM Device
	Am27X040	4 Megabit (524,288 x 8-Bit) ExpressROM Device



Section 4	Flash Memorie	s 4–1
	Advantages of Am28F256 Am28F512 Am28F010 Am28F020 Consideration	n to Flash Memories
Section 5	Content Addre Am99C10A	ssable Memory (CAM)
Section 6		First-Out (FIFO) Memories
	High Density F	IFOs
	Am7200 Am7201 Am7202A Am7203A Am7204A Am7205A	256 x 9 with EF, FF, HF Flags 512 x 9 with EF, FF, HF Flags 1,024 x 9 with EF, FF, HF + 1 Flags 2,048 x 9 with EF, FF, HF + 1 Flags 4,096 x 9 with EF, FF, HF + 1 Flags 8,192 x 9 with EF, FF, HF + 1 Flags
	Low Density FI	FOs
	67C401/13 67C402/23 67C4033	64 x 4 10/15, 25/35 MHz, Cascadable 64 x 5, 10/15, 25/35 MHz, Cascadable 64 x 5 with Flags, 10/15 MHz, Cascadable Three State
	Application Sp	ecific FIFOs
	Am4601 Am4701	512 x 9, Two Programmable Flags (1 to 511), Programmable Flag Polarity Dual 512 x 8 Bidirectional, Parity Generator/Checker, Bypass Mode, Programmable AE/AF Flags
	Operating FIFO Cascading AM Cascadability	FIFO RAM Controller esign Considerations Os On Flag Boundry Conditions ID High Density CMOS FIFOs Issues in Low Density FIFOs ntroller Tackles Deep Data Buffering Article Reprint
Section 7	Physical Dimer	nsions 7_1



NUMERICAL DEVICE INDEX

Am27C64	64K (8,192 x 8-Bit) CMOS EPROM
Am27C128	128K (16,384 x 8-Bit) CMOS EPROM
Am27C256	256K (32,768 x 8-Bit) CMOS EPROM 2–40
Am27C512	512K (65,536 x 8-Bit) CMOS EPROM
Am27C512L	Ultra Low Power 512K (65,536 x 8-Bit) CMOS EPROM 2-81
Am27C010	1 Megabit (131,072 x 8-Bit) CMOS EPROM 2-96
Am27C100	1 Megabit (131,072 x 8-Bit) ROM Compatible CMOS EPROM
Am27C1024	1 Megabit (65,536 x 16-Bit) CMOS EPROM 2-151
Am27C020	2 Megabit (256,144 x 8-Bit) CMOS EPROM 2–166
Am27C2048	2 Megabit (131,072 x 16-Bit) CMOS EPROM
Am27C040	4 Megabit (524,288 x 8-Bit) CMOS EPROM 2–198
Am27C400	4 Megabit (524,288 x 8-Bit) ROM Compatible CMOS EPROM
Am27C4096	4 Megabit (262,144 x 16-Bit) CMOS EPROM
Am27C080	8 Megabit (1,048,576 x 8-Bit) CMOS EPROM 2-243
Am27C800	8 Megabit (524,288 x 16-Bit) CMOS EPROM 2-245
Am27H256	High Speed 256K (32,768 x 8-Bit) CMOS EPROM 2-55
Am27H010	High Speed 1 Megabit (131,072 x 8-Bit) CMOS EPROM 2-111
Am27HB010	High Speed Burst Mode 1 Megabit (131,072 x 8-Bit) CMOS EPROM2-122
Am27X64	64K (8,192 x 8-Bit) CMOS ExpressROM Device 3–8
Am27X128	128K (16,384 x 8-Bit) CMOS ExpressROM Device 3-17
Am27X256	256K (32,786 x 8-Bit) CMOS ExpressROM Device 3-26
Am27X512	512K (65,536 x 8-Bit) CMOS ExpressROM Device 3-35
Am27X010	1 Megabit (131,072 x 8-Bit) CMOS ExpressROM Device 3-44
Am27X100	1Megabit (131,072 x 8-Bit) ROM Compatible CMOS ExpressROM Device
Am27X1024	1 Megabit (65,536 x 16-Bit) CMOS ExpressROM Device 3-62
Am27X020	2 Megabit (262,144 x 8-Bit) CMOS ExpressROM Device 3–71
Am27X2048	2 Megabit (131,072 x 16-Bit) CMOS ExpressROM Device 3–80
Am27X040	4 Megabit (524,288 x 8-Bit) CMOS ExpressROM Device 3–89
Am28F256	256K (32,768 x 8-Bit) CMOS Flash Memory 4–10
Am28F512	512K (65,536 x 8-Bit) CMOS Flash Memory 4–40
Am28F010	1 Megabit (131,072 x 8-Bit) CMOS Flash Memory
Am28F020	2 Megabit (262,144 x 8-Bit) CMOS Flash Memory
Am4601	512 x 9 FIFO with Programmable Flags 6–120
Am4701	Dual 512 x 8 Bidirectional FIFO with Parity Generator/Checker, Bypass Mode, Programmable AE/AF Flags
67C401	64 x 4 FIFO, 25/35 MHz, Cascadable, Totem Pole 6–99
67C401	64 x 4 FIFO, 10/15 MHz, Cascadable, Totem Pole 6–99
67C4013	64 x 4 FIFO, 25/35 MHz, Cascadable, Three State 6-99

Am7201 512 x 9 FIFO with EF, FF, HF Flags 6	- 19
Am7202A 1,024 x 9 FIFO with EF, FF, HF + 1 Flags 6	-34
Am7203A 2,048 x 9 FIFO with EF, FF, HF + 1 Flags 6	- 51
Am7204A 4,096 x 9 FIFO with EF, FF, HF + 1 Flags 6	-68
Am7205A 8,192 x 9 FIFO with EF, FF, HF + 1 Flags 6	- 85
Am99C10A 256 x 48 Content Addressable Memory	5–3

256 x 9 FIFO with EF, FF, HF Flags 6–5

Am7200 Am7201




Section 1 Introduction

Non-Volatile Memory Products Selector Guide	1–3
FIFO Devices Selector Guide	1–11
FIFO Competitive Cross-Reference Guide	1-14
Static RAMs Selector Guide	1-16



Non-Volatile Memory Products Selector Guide




Introduction

The Non-Volatile Memory Division manufactures a broad range of high performance memory products. These products include traditional windowed EPROMs, plastic OTP EPROMs, Express-ROM devices, and Flash Memories. They offer the system designer an extensive choice of economical alternatives for program storage.

NVD's EPROM offerings are manufactured with a state-of-theart CMOS process yielding access times as fast as 35 ns. Products in production range from 64K to 4 megabits. Also available are low-power and high-speed burst devices. EPROMs are available in both windowed-ceramic and One-Time-Programmable (OTP) plastic packages. A new concept from AMD is the ExpressROM device. These are quick-turn ROMs produced from EPROM wafers. Lead times of these devices are typically half that of ROMs.

Flash memories will be the designer's choice for reprogrammable non-volatile memory in the 90's. AMD has introduced Flash devices with densities ranging from 256K to 2 megabits.

AMD is committed to leadership in high-performance CMOS non-volatile memories. These products offer industry-leading speeds and densities that will contribute to the competitive advantages of your design.



UV EPROMs & OTP EPROMs

Part Number	Organization	Access Time (ns)	Temp Range¹	Package Type ²	Pin Count (DIP/PLCC)	Supply Voltage
Am27C64-55	8K x 8	55	С	D, L	28/32	5 V ± 5
Am27C64-75	8K x 8	70	C	D, L	28/32	5 V ± 5
Am27C64-70	8K x 8	70	С	D, L	28/32	5 V ± 10
Am27C64-95 ³	8K x 8	90	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-90	8K x 8	90	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C64-125 ³	8K x 8	120	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-120	8K x 8	120	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C64-155 ³	8K x 8	150	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-150	8K x 8	150	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C64-205 ³	8K x 8	200	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-200	8K x 8	200	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C64-255	8K x 8	250	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-250 ³	8K x 8	250	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C64-305 ³	8K x 8	300	C, I	D, L, P, J	28/32	5 V ± 5
Am27C64-300 ³	8K x 8	300	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-55	16K x 8	55	С	D, L	28/32	5 V ± 5
Am27C128-75	16K x 8	70	С	D, L	28/32	5 V ± 9
Am27C128-70	16K x 8	70	С	D, L	28/32	5 V ± 10
Am27C128-95 ³	16K x 8	90	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-90	16K x 8	90	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-125 ³	16K x 8	120	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-120	16K x 8	120	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-155 ³	16K x 8	150	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-150	16K x 8	150	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-205 ³	16K x 8	200	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-200	16K x 8	200	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-255	16K x 8	250	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-250 ³	16K x 8	250	C, I, E, M	D, L, P, J	28/32	5 V ± 10
Am27C128-305 ³	16K x 8	300	C, I	D, L, P, J	28/32	5 V ± 5
Am27C128-300 ³	16K x 8	300	C, I, E, M	D, L, P, J	28/32	5 V ± 10

^{*} Contact the local AMD sales office for the availability of this device.

UV EPROMs & OTP EPROMs (Cont.)

Part Number	Organization	Access Time (ns)	Temp Range¹	Package Type ²	Pin Count (DIP/PLCC)	Supply Voltage
Am27H256-35	32K x 8	35	С	D. L	28/32	5 V ± 10%
Am27H256-35V05	32K x 8	35	Č	D, L	28/32	5 V ± 59
Am27H256-45	32K x 8	45	Č, I, E, M	D, L, P, J	28/32	5 V ± 10%
					28/32	5 V ± 10%
Am27H256-55	32K x 8	55	C, I, E, M	D, L, P, J		
Am27H256-70	32K x 8	70	C, I, E, M	D, L, P, J	28/32	5 V ± 10%
Am27C256-55	32K x 8	55	С	D, L	28/32	5 V ± 5%
Am27C256-75	32K x 8	70	С	D, L	28/32	5 V ± 5%
Am27C256-70	32K x 8	70	l c	D. L	28/32	5 V ± 109
Am27C256-95 ³	32K x 8	90	C, I	D, L, P, J	28/32	5 V ± 59
Am27C256-90	32K x 8	90	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C256-105 ³	32K x 8	100	C, I	D, L, P, J	28/32	5 V ± 59
Am27C256-100	32K x 8	100	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C256-125 ³	32K x 8	120	C, !	D, L, P, J	28/32	5 V ± 59
Am27C256-120	32K x 8	120	C, I, E, M	D, L, P, J	28/32	5 V ± 10%
Am27C256-155 ³	32K x 8	150	C, I	D, L, P, J	28/32	5 V ± 59
Am27C256-150	32K x 8	150	C, I, E, M	D, L, P, J	28/32	5 V ± 10%
Am27C256-175 ³	32K x 8	170	C, I	D, L, P, J	28/32	5 V ± 5%
Am27C256-170 ³	32K x 8	170	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C256-205 ³	32K x 8	200	C, i	D, L, P, J	28/32	5 V ± 59
Am27C256-200	32K x 8	200	C, I, E, M	D, L, P, J	28/32	5 V ± 109
				D, L, P, 3	28/32	5 V ± 59
Am27C256-255	32K x 8	250	C, !	D, L, P, J		
Am27C256-250 ³	32K x 8	250	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C256-305 ³	32K x 8	300	C, I	D, L, P, J	28/32	5 V ± 59
Am27C256-300 ³	32K x 8	300	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512-75	64K x 8	70	С	D, L	28/32	5 V ± 5%
Am27C512-95	64K x 8	90	C. I	D.L	28/32	5 V ± 5%
Am27C512-90	64K x 8	90	C, I, E, M	D. L	28/32	5 V ± 109
Am27C512-125	64K x 8	120	C. I	D, L	28/32	5 V ± 59
Am27C512-120	64K x 8	120	C, I, E, M	D, L	28/32	5 V ± 109
Am27C512-155 ³	64K x 8	150	C, I	D, L, P, J	28/32	5 V ± 59
Am27C512-150	64K x 8	150	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512-175 ³	64K x 8	170	C, I	D, L, P, J	28/32	5 V ± 59
Am27C512-170 ³	64K x 8	170	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512-205 ³	64K x 8	200	C, 1	D, L, P, J	28/32	5 V ± 59
Am27C512-200	64K x 8	200	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512-255	64K x 8	250	C, I	D, L, P, J	28/32	5 V ± 59
				D, L, P, J	28/32	5 V ± 109
Am27C512-250 ³	64K x 8	250	C, I, E, M			
Am27C512-305 ³	64K x 8	300	C, !	D, L, P, J	28/32	5 V ± 59
Am27C512-300 ³	64K x 8	300	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512L-75	64K x 8	70	С	D, L	28/32	5 V ± 59
Am27C512L-95	64K x 8	90	C, I	D, L	28/32	5 V ± 59
Am27C512L-90	64K x 8	90	C, 1	D, L	28/32	5 V ± 109
Am27C512L-120	64K x 8	120	C, I, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512L-125	64K x 8	120	C, I	D, L	28/32	5 V ± 59
	64K x 8	150	C, i, E, M	D, L, P, J	28/32	5 V ± 109
Am27C512L-150			C. I. E. M			
Am27C512L-200	64K x 8	200		D, L, P, J	28/32	5 V ± 109
Am27C512L-250	64K x 8	250	M	D, L	28/32	5 V ± 109
Am27C512L-255	64K x 8	250	C, I	D, L, P, J	28/32	5 V ± 59
Am27H010-45	128K x 8	45	С	D, L	32/32	5 V ± 10%
Am27H010-45V05	128K x 8	45	C	D, L	32/32	5 V ± 5%
Am27H010-55	128K x 8	55	C, I, E, M	D, L, P, J	32/32	5 V ± 109
Am27H010-70	128K x 8	70	C, I, E, M	D, L, P, J	32/32	5 V ± 109
Am27H010-90	128K x 8	90	C, I, E, M	D, L, P, J	32/32	5 V ± 109
Am27H010-90V05	128K x 8	90	C, I, E, M	D, L, P, J	32/32	5 V ± 5%
	1201 - 0	90	С	D, L	32/32	5 V ± 5%
Am27C010-954	128K x 8	90				
Am27C010-904	128K x 8	90	C	D, L	32/32	5 V ± 10
Am27C010-105	128K x 8	100	l C	D, L	32/32	5 V ± 5%

^{*} Contact the local AMD sales office for the availability of this device.

UV EPROMs & OTP EPROMs (Cont.)

Part Number	Organization	Access Time (ns)	Temp Range ¹	Package Type ²	Pin Count (DIP/PLCC)	Supply Voltage
Am27C010-125	128K x 8	120	C, I	D, L	32/32	5 V ± 5%
Am27C010-120	128K x 8	120	C, I	D, L	32/32	5 V ± 10%
Am27C010-1553	128K x 8	150	C. I	D, L	32/32	5 V ± 5%
Am27C010-150	128K x 8	150	C, I, E, M	D, L	32/32	5 V ± 10%
Am27C010-1753	128K x 8	170	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C010-1703	128K x 8	170	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C010-176	128K x 8	200	C. I	D, L, P, J	32/32	5 V ± 5%
Am27C010-200	128K x 8	200	C, I, E, M	D, L, P, J	32/32	
	128K x 8	250				5 V ± 10%
Am27C010-255			C, I	D, L, P, J	32/32	5 V ± 5%
Am27C010-2503	128K x 8	250	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C010-3053	128K x 8	300	C,	D, L, P, J	32/32	5 V ± 5%
Am27C010-300 ³	128K x 8	300	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27HB010-50V05	128K x 8	50	C, I	D, L	32/32	5 V ± 5%
Am27HB010-50	128K x 8	50	C, I	D, L	32/32	5 V ± 10%
Am27HB010-60V05	128K x 8	60	C	P, J	32/32	5 V ± 5%
Am27HB010-60	128K x 8	60	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27HB010-90	128K x 8	90	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C100-105	128K x 8	100	С	D, L	32/32	5 V ± 5%
Am27C100-125	128K x 8	120	C, I	D, L	32/32	5 V ± 5%
Am27C100-120	128K x 8	120	C, I	D, L	32/32	5 V ± 10%
Am27C100-1553	128K x 8	150	C. I	D. L	32/32	5 V ± 5%
Am27C100-150	128K x 8	150	C, I, E, M	D, L	32/32	5 V ± 10%
Am27C100-1753	128K x 8	170	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C100-170 ³	128K x 8	170	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C100-205 ³	128K x 8	200	C. i	D, L, P, J	32/32	5 V ± 5%
Am27C100-200	128K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C100-255	128K x 8	250	C. I	D, L, P, J	32/32	5 V ± 5%
Am27C100-2503	128K x 8	250	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C100-305 ³	128K x 8	300	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C100-3003	128K x 8	300	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C1024-105	64K x 16	100	C, I	D, L	40/44	5 V ± 5%
Am27C1024-125	64K x 16	120	C, i	D, L	40/44	5 V ± 5%
Am27C1024-120	64K x 16	120	C, I, E, M	D. L	40/44	5 V ± 10%
Am27C1024-1553	64K x 16	150	C, i	D. L	40/44	5 V ± 5%
Am27C1024-150	64K x 16	150	C, I, E, M	D, L	40/44	5 V ± 10%
Am27C1024-1753	64K x 16	170	C, I	D, L	40/44	5 V ± 10%
Am27C1024-173	64K x 16	170			40/44	
Am27C1024-170 ³		200	C, I, E, M	D, L		5 V ± 10%
	64K x 16 64K x 16		C, !	D, L, P, J	40/44	5 V ± 5%
Am27C1024-200		200	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
Am27C1024-255	64K x 16	250	C, I	D, L, P, J	40/44	5 V ± 5%
Am27C1024-2503	64K x 16	250	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
Am27C1024-305 ³	64K x 16	300	C, I	D, L, P, J	40/44	5 V ± 5%
Am27C1024-300 ³	64K x 16	300	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
Am27C020-105	256K x 8	100	С	D, L	32/32	5 V ± 5%
Am27C020-125	256K x 8	120	C, I	D, L	32/32	5 V ± 5%
Am27C020-120	256K x 8	120	C, I	D, L	32/32	5 V ± 10%
Am27C020-155 ³	256K x 8	150	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C020-150	256K x 8	150	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C020-175 ³	256K x 8	170	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C020-170 ³	256K x 8	170	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C020-205 ³	256K x 8	200	C, I	D, L, P, J	32/32	5 V ± 5%
Am27C020-200	256K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C020-255	256K x 8	250	C. I	D, L, P, J	32/32	5 V ± 5%
Am27C020-2503	256K x 8	250	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am27C020-305 ³	256K x 8	300	C, i	D, L, P, J	32/32	5 V ± 5%
Am27C020-300 ³	256K x 8	300	С, i, E, M	D, L, P, J	32/32	5 V ± 10%
		1	1 -, ., -,	=, =, . , .		
		1		·		


^{*} Contact the local AMD sales office for the availability of this device.

UV EPROMs & OTP EPROMs (Cont.)

Part Number	Organization	Access Time (ns)	Temp Range ¹	Package Type ²	Pin Count (DIP/PLCC)	Supply Voltage
m27C2048-105*	128K x 16	100	С	D, L	40/44	5 V ± 5%
m27C2048-125	128K x 16	120	C, I	D, L	40/44	5 V ± 5%
m27C2048-120*	128K x 16	120	C, I	D, L	40/44	5 V ± 10%
m27C2048-1553	128K x 16	150	C, I	D, L, P, J	40/44	5 V ± 5%
m27C2048-150	128K x 16	150	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C2048-1753	128K x 16	170	C, I	D, L, P, J	40/44	5 V ± 5%
m27C2048-1703	128K x 16	170	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C2048-205 ³	128K x 16	200	C, I	D, L, P, J	40/44	5 V ± 5%
m27C2048-200	128K x 16	200	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C2048-255	128K x 16	250	C, i	D, L, P, J	40/44	5 V ± 5%
m27C2048-250 ³	128K x 16	250	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C2048-305 ³	128K x 16	300	C, i	D, L, P, J	40/44	5 V ± 5%
m27C2048-300 ³	128K x 16	300	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C040-95*	512K x 8	90	С	D, L	32/32	5 V ± 5%
m27C040-90*	512K x 8	90	Ċ	D, L	32/32	5 V ± 10%
m27C040-125*	512K x 8	120	C, I	D, L	32/32	5 V ± 5%
m27C040-120*	512K x 8	120	c, i	D. L	32/32	5 V ± 10%
m27C040-155	512K x 8	150	c, i	D, L	32/32	5 V ± 5%
m27C040-150	512K x 8	150	Č, İ, E, M	D, L	32/32	5 V ± 10%
m27C040-205 ³	512K x 8	200	C, i	D, L, P, J	32/32	5 V± 5°
m27C040-200	512K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
m27C040-255	512K x 8	250	C, I	D, L, P, J	32/32	5 V ± 5%
m27C040-250 ³	512K x 8	250	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
.m27C400-95*	512K x 8/256K x 16	90	C, I	D	40	5 V ± 5%
m27C400-90*	512K x 8/256K x 16	90	C, I	D	40	5 V ± 10%
m27C400-125*	512K x 8/256K x 16	120	C, I	D	40	5 V ± 5%
m27C400-120*	512K x 8/256K x 16	120	C, I	D	40	5 V ± 10°
m27C400-155*	512K x 8/256K x 16	150	C, I	D	40	5 V ± 5%
m27C400-150*	512K x 8/256K x 16	150	C, I	D	40	5 V ± 10%
m27C400-200*	512K x 8/256K x 16	200	C, I	D	40	5 V ± 10%
m27C400-255*	512K x 8/256K x 16	250	C, I	D	40	5 V ± 5%
m27C4096-95*	256K x 16	90	С	D, L	40/44	5 V ± 5%
m27C4096-90*	256K x 16	90	С	D, L	40/44	5 V ± 10%
m27C4096-105*	256K x 16	100	C, I	D, L	40/44	5 V ± 59
m27C4096-100*	256K x 16	100	C, I	D, L	40/44	5 V ± 10%
m27C4096-125*	256K x 16	120	C, I	P, J	40/44	5 V ± 5%
m27C4096-120*	256K x 16	120	C, I, E, M	D, L	40/44	5 V ± 10%
m27C4096-150*	256K x 16	150	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C4096-200*	256K x 16	200	C, I, E, M	D, L, P, J	40/44	5 V ± 10%
m27C4096-255*	256K x 16	250	C, I	D, L, P, J	40/44	5 V ± 5%
m27C4096-250*	256K x 16	250	М	D, L, P, J	40/44	5 V ± 10%
m27C080-125*	1 Megabit x 8	120	C, I	D, L	32/32	5 V ± 5%
m27C080-120*	1 Megabit x 8	120	C, I	D, L	32/32	5 V ± 10%
m27C080-150*	1 Megabit x 8	150	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
m27C080-200*	1 Megabit x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
m27C080-250*	1 Megabit x 8	250	M	D, L	32/32	5 V ± 10%
m27C080-255*	1 Megabit x 8	250	C, I	D, L, P, J	32/32	5 V ± 5%
m27C800-125*	1 Megabit x 8/512K x 16	120	C, I	D, L	42/44	5 V ± 5%
m27C800-120*	1 Megabit x 8/512K x 16	120	C, I	D, L	42/44	5 V ± 10%
m27C800-150*	1 Megabit x 8/512K x 16	150	C, I, E, M	D, L, P, J	42/44	5 V ± 10%
m27C800-200*	1 Megabit x 8/512K x 16	200	C, I, E, M	D, L, P, J	42/44	5 V ± 10%
m27C800-250*	1 Megabit x 8/512K x 16	250	M	D, L	42/44	5 V ± 10%
m27C800-255*	1 Megabit x 8/512K x 16	250	C, I	D, L, P, J	42/44	5 V ± 5%
				1	1	

^{*} Contact the local AMD sales office for the availability of this device.

Notes: see page 1-10




ExpressROM Devices

Part Number	Organization	Access Time (ns)	Temp Range¹	Package Type²	Pin Count (PDIP/PLCC)	Supply Voltage
Am27X64-105	8K x 8	100	C, I	P, J	28/32	5 V ± 5%
Am27X64-125	8K x 8	120	č, i	P, J	28/32	5 V ± 5%
Am27X64-120	8K x 8	120	č, i	P, J	28/32	5 V ± 109
Am27X64-155 ³	8K x 8	150	c, i	P, J	28/32	5 V ± 59
Am27X64-150	8K x 8	150	Č, i	P, J	28/32	5 V ± 109
Am27X64-1753	8K x 8	170	Č, i	P. J	28/32	5 V ± 59
Am27X64-170 ³	8K x 8	170	č, i	P, J	28/32	5 V ± 109
Am27X64-205 ³	8K x 8	200	č, i	P, J	28/32	5 V ± 59
Am27X64-200	8K x 8	200	č, i	P, J	28/32	5 V ± 10
Am27X64-2553	8K x 8	250	č, i	P, J	28/32	5 V ± 5
Am27X64-250	8K x 8	250	č, i	P, J	28/32	5 V ± 10°
Am27X128-105	16K x 8	100	C, I	P, J	28/32	5 V ± 5
Am27X128-125	16K x 8	120	č, i	P, J	28/32	5 V ± 5
Am27X128-120	16K x 8	120	č, i	P, J	28/32	5 V ± 10
Am27X128-1553	16K x 8	150	č, i	P, J	28/32	5 V ± 5
Am27X128-150	16K x 8	150	č, i	P, J	28/32	5 V ± 10
Am27X128-1753	16K x 8	170	c, i	P, J	28/32	5 V ± 5
Am27X128-170 ³	16K x 8	170	C, i	P, J	28/32	5 V ± 10°
Am27X128-205 ³	16K x 8	200	č, i	P, J	28/32	5 V ± 5
Am27X128-200	16K x 8	200	c, i	P. J	28/32	5 V ± 10
Am27X128-2553	16K x 8	250	č, i	P, J	28/32	5 V ± 5
Am27X128-250	16K x 8	250	č, i	P, J	28/32	5 V ± 10
Am27X256-105	32K x 8	100	C. I	P, J	28/32	5 V ± 5
Am27X256-125	32K x 8	120	č, i	P, J	28/32	5 V ± 5
Am27X256-120	32K x 8	120	c, i	P, J	28/32	5 V ± 10
Am27X256-1553	32K x 8	150	c, i	P, J	28/32	5 V ± 5
Am27X256-150	32K x 8	150	č, i	P, J	28/32	5 V ± 10°
Am27X256-1753	32K x 8	170	č, i	P, J	28/32	5 V ± 5
Am27X256-170 ³	32K x 8	170	č, i	P, J	28/32	5 V ± 10°
Am27X256-205 ³	32K x 8	200	č, i	P. J	28/32	5 V ± 5
	02.17.0	200	,,,	',"	20,02	3 7 7
			-			
1					ŀ	i

ExpressROM Devices (Cont.)

Part Number	Organization	Access Time (ns)	Temp Range¹	Package Type ²	Pin Count (PDIP/PLCC)	Supply Voltage
Am27X256-200	32K x 8	200	C, I	P, J	28/32	5 V ± 10%
Am27X256-255 ³	32K x 8	250	C, I	P, J	28/32	5 V ± 5%
Am27X256-250	32K x 8	250	C, I	P, J	28/32	5 V ± 109
A07VE10 10F	0.417 0	100	0.1		00.00	
Am27X512-125 Am27X512-155	64K x 8	120	C, I	P, J	28/32	E 1/ 1 E0
	64K x 8	150	C, I	P, J	28/32	5 V ± 59
Am27X512-150 Am27X512-175 ³	64K x 8	150	C, I	P, J	28/32	5 V ± 109 5 V ± 59
Am27X512-175° Am27X512-170°	64K x 8	170	C, I	P, J	28/32 28/32	
	64K x 8 64K x 8	170	C, I	P, J	28/32	5 V ± 109 5 V ± 59
Am27X512-2053	64K x 8	200	C, I	P, J		5 V ± 57 5 V ± 109
Am27X512-200		200	C, I	P, J	28/32	
Am27X512-2553	64K x 8	250	C, I	P, J	28/32	5 V ± 59
Am27X512-250	64K x 8	250	C, I	P, J	28/32	5 V ± 10%
Am27X010-125	128K x 8	120	C, I	P, J	32/32	5 V ± 5%
Am27X010-155	128K x 8	150	C, I	P, J	32/32	5 V ± 5%
Am27X010-150	128K x 8	150	C, I	P, J	32/32	5 V ± 109
Am27X010-1753	128K x 8	170	C, I	P, J	32/32	5 V ± 59
Am27X010-205 ³	128K x 8	200	C, I	P, J	32/32	5 V ± 59
Am27X010-200	128K x 8	200	C, I	P, J	32/32	5 V ± 109
Am27X010-255 ³	128K x 8	250	C, I	P, J	32/32	5 V ± 59
Am27X010-250	128K x 8	250	C, I	P, J	32/32	5 V ± 10%
Am27X100-125	128K x 8	120	C, I	P, J	32/32	5 V ± 59
Am27X100-155	128K x 8	150	č, i	P, J	32/32	5 V ± 59
Am27X100-150	128K x 8	150	č, i	P, J	32/32	5 V ± 109
Am27X100-1753	128K x 8	170	C, I	P, J	32/32	5 V ± 59
Am27X100-2053	128K x 8	200	C, I	P, J	32/32	5 V ± 59
Am27X100-200	128K x 8	200	č, i	P, J	32/32	5 V ± 109
Am27X100-2553	128K x 8	250	C, I	P, J	32/32	5 V ± 59
Am27X100-250	128K x 8	250	C, I	P, J	32/32	5 V ± 109
Am27X1024-175	64K x 16	170	C, I	P, J	40/44	5 V ± 5%
Am27X1024-175	64K x 16	200	C, i	P. J	40/44	5 V ± 59
Am27X1024-200	64K x 16	200	C, I	P, J	40/44	5 V ± 109
Am27X1024-255 ³	64K x 16	250	C, I	P, J	40/44	5 V ± 5%
Am27X1024-250	64K x 16	250	c, i	P, J	40/44	5 V ± 109
A07V000 455	05014 0	450	0.1		2000	- 14
Am27X020-155	256K x 8 256K x 8	150 170	C, I	P, J*	32/32	5 V ± 59
Am27X020-1753	256K x 8	170	C, I C, I	P, J* P, J*	32/32	5 V ± 59
Am27X020-170³ Am27X020-205	256K x 8	200	C, I	P, J*	32/32	5 V ± 109
Am27X020-205 Am27X020-200	256K x 8	200		P, J*	32/32 32/32	5 V ± 59
Am27X020-200 Am27X020-255 ³	256K x 8	250	C, I C, I	P, J*		5 V ± 109
	256K x 8	250	C, I	P, J*	32/32	5 V ± 59
Am27X020-250	230N X 8	250	U, I	F, J	32/32	5 V ± 109
Am27X2048-155	128K x 16	150	C, I	P, J	40/44	5 V ± 5%
Am27X2048-1753	128K x 16	170	C, I	P, J	40/44	5 V ± 5%
Am27X2048-170 ³	128K x 16	170	C, I	P, J	40/44	5 V ± 10%
Am27X2048-205	128K x 16	200	C, I	P, J	40/44	5 V ± 59
Am27X2048-200	128K x 16	200	C, I	P, J	40/44	5 V ± 109
Am27X2048-255 ³	128K x 16	250	C, I	P, J	40/44	5 V ± 59
Am27X2048-250	128K x 16	250	C, I	P, J	40/44	5 V ± 10%
Am27X040-125	512K x 8	120	C, I	P, J*	32/32	5 V ± 59
Am27X040-155	512K x 8	150	Č, i	P, J*	32/32	5 V ± 59
Am27X040-150	512K x 8	150	Ċ, İ	P, J*	32/32	5 V ± 109
Am27X040-200	512K x 8	200	C, I	P, J*	32/32	5 V ± 109
Am27X040-250	512K x 8	250	Ċ, İ	P, J	32/32	5 V ± 109
	i i	1	•			= : • •

^{*} Contact the local AMD sales office for the availability of this device family. Notes: see page 1-10



Am28Fxxx Family

Part Number	Organization	Access Time (ns)	Temp Range ¹	Package Type²	Pin Count (DIP/LCC, PLCC) and TSOP	Supply Voltage
Am28F256-95	32K x 8	90	C, I	P, J	32/32	5 V ± 5%
Am28F256-90	32K x 8	90	C, I	P, J	32/32	5 V ± 10%
Am28F256-120	32K x 8	120	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F256-150	32K x 8	150	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F256-200	32K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F512-95	64K x 8	90	С	P, J	32/32	5 V ± 5%
Am28F512-90	64K x 8	90	C, I	P, J	32/32	5 V ± 10%
Am28F512-120	64K x 8	120	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F512-150	64K x 8	150	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F512-200	64K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F010-95	128K x 8	90	C, I	P, J	32/32	5 V ± 5%
Am28F010-90	128K x 8	90	C, I	P, J	32/32	5 V ± 10%
Am28F010-120	128K x 8	120	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F010-150	128K x 8	150	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F010-200	128K x 8	200	C, I, E, M	D, L, P, J	32/32	5 V ± 10%
Am28F020-95	256K x 8	90	C, I	P, J	32/32	5 V ± 5%
Am28F020-90	256K x 8	90	C, I	P, J	32/32	5 V ± 10%
Am28F020-120	256K x 8	120	C, I, E, M	D, P, J	32/32	5 V ± 10%
Am28F020-150	256K x 8	150	C, I, E, M	D, P, J	32/32	5 V ± 10%
Am28F020-200	256K x 8	200	C, I, E, M	D, P, J	32/32	5 V ± 10%

Notes:

- ¹ Temp Range
 - C = Commercial (0° to +70°C)
 - = Industrial (-40° to +85°)
 - E = Extended Commercial (-55° to +125°C)
 - M = Military (-55° to +125°C most products available in both APL and DESC versions)

² Package Type

- C = Ceramic DIP
- L = Rectangular Ceramic Leadless Chip Carrier
- P = Plastic DIP
- J = Rectangular Plastic Leaded Chip Carrier

Flash Memories also available in Thin Small Outline Package (TSOP). Please consult factory for availabliity.


³ These part numbers are not recommended for new designs. Alternative part types with improved margins are offered with no price premium. Please refer to the following table:

Part number	Recommended part
Am27Cxxx-95	Am27Cxxx-90
Am27Cxxx-105	Am27Cxxx-100
Am27Cxxx-125	Am27Cxxx-120
Am27Cxxx-155	Am27Cxxx-150
Am27Cxxx-170	Am27Cxxx-150
Am27Cxxx-175	Am27Cxxx-150
Am27Cxxx-205	Am27Cxxx-200
Am27Cxxx-250	Am27Cxxx-200
Am27Cxxx-305	Am27Cxxx-255
Am27Cxxx-300	Am27Cxxx-200

Note: ExpressROM equivalent part numbers begin with AM27X

TheAm27C010-90 and Am27C010-95 are no longer in production. Order part number Am27H010-90 or Am27H010-90V05.

First-In First-Out Devices Selector Guide



Features and Benefits

Low Density CMOS FIFOs (64 x 4/5)

- Shift rates to 35 MHz
- Zero standby power consumption
- Ram-based technology with fast access times
- Three-state output and status flags
- Expandable in width and depth

High-Density CMOS FIFOs (256, 512, 1K, 2K, 4K, 8K x 9)

- Data Rates 0 to 40 MHz for standard products and 0 to 25 MHz for APL products
- Low power consumption 100-mA max for 15ms
- Status flags Half-full, Empty, Full
- Asynchronous and simultaneous read/write
- Expandable in width and depth

FIFO IC Selector Guide

Low-Density FIFOs

Tech- nology	Part Number	Organ- ization	Туре	Max Data Rate MHz	Max I _{cc} mA	Package Type	Pin Count	Features
С	67C401-10	64 x 4	c	10	35	N,J	16	TPO Low Power, RAM Based
С	67C401-15	64 x 4	C	15	45	N,J	16	TPO Low Power, RAM Based
С	67C4013-10	64 x 4	C	10	35	N,J	16	TSO Low Power, RAM Based
С	67C4013-15	64 x 4	C	15	45	N,J	16	TSO Low Power, RAM Based
С	67C402-10	64 x 5	С	10	35	N,J	18	TPO Low Power, RAM Based
С	67C402-15	64 x 5	C	15	45	N,J	18	TPO Low Power, RAM Based
С	67C4023-10	64 x 5	С	10	35	N,J	18	TSO Low Power, RAM Based
С	67C4023-15	64 x 5	C	15	45	N,J	18	TSO Low Power, RAM Based
С	67C4033-10	64 x 5	C	10	35	N,J	20	TSO Low Power, RAM Based, Status Flags, OE
С	67C4033-15	64 x 5	C	15	45	N,J	20	TSO Low Power, RAM Based, Status Flags, OE
С	67C401-25	64 x 4	C	25	60	N,J	16	TPO Low Power, RAM Based
С	67C401-35	64 x 4	C	35	60	N,J	16	TPO Low Power, RAM Based
С	67C4013-25	64 x 4	C	25	60	N,J	16	TSO Low Power, RAM Based
С	67C4013-35	64 x 4	C	35	60	N,J	16	TSO Low Power, RAM Based
С	67C402-25	64 x 5	C	25	60	N,J	18	TPO Low Power, RAM Based
C	67C402-35	64 x 5	C	35	60	N,J	18	TPO Low Power, RAM Based
С	67C4023-25	64 x 5	C	25	60	N,J	18	TSO Low Power, RAM Based
С	67C4023-35	64 x 5	С	35	60	N,J	18	TSO Low Power, RAM Based

Notes: Technology: C = CMOS

Type: C = Cascadable S = Standalone

Package Type:

N = Plastic DIP

J = Ceramic DIP

Features:

TSO = Three-State Output TPO = Totem-Pole Output

High-Density FIFOs

Tech- nology	Part Number	Organ- ization	Туре	Max Data Rate MHz	Max I _∞ mA	Package Type	Pin Count	Features
С	7200-80	256 x 9	С	10	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 80 ns, Status Flags
c	7200-65	256 x 9	C	12	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 65 ns, Status Flags
С	7200-50	256 x 9	С	15	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 50 ns, Status Flags
C C	7200-35	256 x 9	C	22	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 35 ns, Status Flags
c	7200-25	256 x 9	С	28.5	70	PC, JC, RC	28, 32 (JC)	TSO Access Time = 25 ns. Status Flags
c	7201-80	512 x 9	C	10	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 80 ns, Status Flags
c	7201-65	512 x 9	С	12	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 65 ns, Status Flags
c	7201-50	512 x 9	C	15	70	PC, JC, RC	28, 32 (JC)	TSO Access Time = 50 ns, Status Flags
c	7201-35	512 x 9	C	22	80	PC, JC, RC	28, 32 (JC)	TSO Access Time = 35 ns, Status Flags
С	7201-25	512 x 9	С	28.5	90	PC, JC, RC	28, 32 (JC)	TSO Access Time = 25 ns, Status Flags
c	7202A-50	1K x 9	С	15	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 50 ns, Status Flags
c	7202A-35	1K×9	C	22	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 35 ns, Status Flags
C	7202A-25	1K×9	C	28.5	70	PC, JC, RC	28, 32 (JC)	TSO Access Time = 25 ns, Status Flags
C C	7202A-15	1K×9	C	40	100	JC, RC	28, 32 (JC)	TSO Access Time = 15 ns, Status Flags
C	7203A-50	2K x 9	C	15	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 50 ns, Status Flags
	7203A-35	2K x 9	C	22	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 35 ns, Status Flags
C	7203A-25	2K x 9	C	28.5	70	PC, JC, RC	28, 32 (JC)	TSO Access Time = 25 ns, Status Flags
С	7203A-15	2K x 9	C	40	100	JC, RC	28, 32 (JC)	TSO Access Time = 15 ns, Status Flags
С	7204A-50	4K x 9	C	15	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 50 ns, Status Flags
C	7204A-35	4K x 9	C	22	60	PC, JC, RC	28, 32 (JC)	TSO Access Time = 35 ns, Status Flags
C C	7204A-25	4K x 9	C	28.5	70	PC, JC, RC	28, 32 (JC)	TSO Access Time = 25 ns, Status Flags
C	7204A-15	4K x 9	C	40	100	JC, RC	28, 32 (JC)	TSO Access Time = 15 ns, Status Flags
С	7205A-35	8K x 9	C	22.2	80	RC	28	TSO Access Time = 35 ns, Status Flags
С	7205A-25	8K x 9	C	28.5	90	RC	28	TSO Access Time = 25 ns, Status Flags
C	7205A-15	8K x 9	C	40	100	RC	28	TSO Access Time = 15 ns, Status Flags

Notes: Technology:

B = Bipolar C = CMOS

Type: C = Cascadable S = Standalone

Package Type:
PC = 600 MIL Plastic DIP
JC = Plastic Leaded Chip
RC = 300 mil Plastic Dip

Features:

TSO = Three-State Output

Application-Specific FIFOs

Tech- nology	Part Number	Organ- ization	Туре	Max Data Rate MHz	Max I _{cc} mA	Package Type	Pin Count	Features
С	Am4701	Dual 512 x 8	s	17	100	PC, JC	28, 32 (JC)	TSO Access Time = 30 ns, 35 ns, Programmable Flags
С	Am4601	512 x 9	s	28.5	100	RC, JC	28, 32 (JC)	TSO Access Time = 25 ns, 35 ns Programmable Flags
В	674219	512 x 64K	s	10	350	J	40	TSO FIFO RAM Controller, 16-Bit SRAM Address, Status Flags

Notes: Technology: B = Bipolar C = CMOS

Type: C = Cascadable S = Standalone

Package Type:
PC_RC = Plastic DIP
JC = Plastic Leaded Chip

Features: TSO = Three-State Output

FIFO Cross Reference Guide

LOW DENSITY CMO	1	OW	DI	FNS	ITY	CN	IO:
-----------------	---	----	----	-----	-----	----	-----

AMD	CYPRESS	IDT	SAMSUNG
67C401-10J	CY7C401-10DC	IDT72401L10D	
67C401-10N	CY7C401-10PC	IDT72401L10P	
67C401-15J	CY7C401-15DC	IDT72401L15D	
67C401-15N	CY7C401-15PC	IDT72401L15P	
67C401-25N	CY7C401-25PC	IDT72401L25P	
67C401-35J	CY7C401-25PC	IDT72401L25P	
67C4013-10J	CY7C403-10DC	IDT72403L10D	
67C4013-10N	CY7C403-10PC	IDT72403L10P	
67C4013-15J	CY7C403-10DC	IDT72403I15D	
67C4013-15N	CY7C403-15PC	IDT72043L15P	
67C4013-25N	CY7C403-15DC	IDT72043L25D	
67C4013-25N	CY7C403-25PC	IDT72043L25P	
67C402-10J	CY7C402-5/-10DC	IDT72402L10D	1
67C402-10N	CY7C402-5/-10PC	IDT72402L10P	
67C402-15J	CY7C402-15DC	IDT72402L15D	
67C402-15N	CY7C402-15PC	IDT72402L15P	
67C402-25N	CY7C402-25PC	IDT72402L25P	
67C4023-10J	CY7C404-5/-10DC	IDT72404L10D	
67C4023-10N	CY7C404-5/-10PC	IDT72404L10P	
67C4023-15J	CY7C404-15DC	IDT72404L15D	
67C4023-15N	CY7C404-15PC	IDT72404L15P	
67C4023-25N	CY7C404-25PC	IDT72404L25P	
AMD	CYPRESS	IDT	SAMSUNG

HIGH DENSITY CMOS


AMD	CYPRESS	IDT	SAMSUNG
Am7200-25JC		IDT7200S/L25J	
Am7200-25PC		IDT7200S/L25P	
Am7200-25RC		IDT7200S/L25TP	
Am7200-35JC		IDT7200S/L35J	
Am7200-35PC		IDT7200S/L35P	
Am7200-35RC		IDT7200S/L35TP	
Am7200-50JC		IDT7200S/L50J	
Am7200-50PC		IDT7200S/L50P	
Am7200-50RC		IDT7200S/L50TP	
Am7200-65JC		IDT7200S/L65J	
Am7200-65PC		IDT7200S/L65P	
Am7200-65RC		IDT7200S/L65TP	
Am7200-80JC		IDT7200S/L80J/120J	
Am7200-80PC		IDT7200S/L80P/120P	
Am7200-80RC		IDT7200S/L80TP/120TP	
Am7201-25JC	CY7C421-25JC	IDT7201SA/LA25J	KM75C01AJ-25
Am7201-25PC	CY7C420-25PC	IDT7201SA/LA25P	KM75C01AP-25
Am7201-25RC	CY7C421-25PC	IDT7201SA/LA25TP	KM75C01AN-25
Am7201-35JC	CY7C421-40JC	IDT7201SA/LA35J	KM75C01AJ-35
Am7201-35PC	CY7C420-40PC	IDT7201SA/LA35P	KM75C01AP-35
Am7201-35RC	CY7C421-40PC	IDT7201SA/LA35TP	KM75C01AN-35
Am7201-50JC		IDT7201S/L/SA/LA50J	KM75C01AJ-50
Am7201-50PC		IDT7201S/L/SA/LA50P	KM75C01AP-50
Am7201-50RC		IDT7201S/L/SA/LA50TP	KM75C01AN-50

FIFO Cross Reference Guide

HIGH DENSITY CMOS (Continued)

Am7201-65JC Am7201-65PC	0770404 05 10		
Am7201-65PC	CY7C421-65JC	IDT7201S/L/SA/LA65J	
	CY7C420-65PC	IDT7201S/L/SA/LA65P	
Am7201-65RC	CY7C421-65PC	IDT7201S/L/SA/LA65TP	
Am7201-80JC		IDT7201S/L/SA/LA80J/120J	KM75C01AJ-80
Am7201-80PC		IDT7201S/L/SA/LA80P/120P	KM75C01AP-80
Am7201-80RC		IDT7201S/L/SA/LA80TP/120TP	KM75C01AN-80
Am7202A-15JC			
Am7202A-15RC			
Am7202A-25JC	CY7C425-25JC	IDT7202SA/LA25J	KM75C02AJ-25
Am7202A-25PC	CY7C424-25PC	IDT7202SA/LA25P	KM75C02AP-25
Am7202A-25RC	CY7C425-25PC	IDT7202SA/LA25TP	KM75C02AN-25
Am7202A-35JC	CY7C425-40JC	IDT7202SA/LA35J	KM75C02AJ-35
Am7202A-35PC	CY7C424-40PC	IDT7202SA/LA35P	KM75C02AP-35
Am7202A-35RC	CY7C425-40PC	IDT7202SA/LA/35TP	KM75C02AN-35
Am7202A-50JC		IDT7202S/L/SA/LA50J	KM75C03AJ-50
Am7202A-50PC		IDT7202S/L/SA/LA50P	KM75C02AP-50
Am7202A-50RC		IDT7202S/L/SA/LA80TP/120TP	KM75C02AN-50
Am7203A-15JC			
Am7203A-15RC			
Am7203A-25JC	CY7C429-25JC		KM75C03AJ-25
Am7203A-25PC	CY7C428-25PC		KM75C03AP-25
Am7203A-25RC	CY7C429-25PC		KM75C03AN-25
Am7203A-35JC	CY7C429-40JC	IDT7203S/L35J	KM75C03AJ-35
Am7203A-35PC	CY7C428-40PC	IDT7203S/L35P	KM75C03AP-35
Am7203A-35RC	CY7C429-40PC		KM75C03AN-35
Am7203A-50JC		IDT7203S/L50/65/80J	KM75C03AJ-50
Am7203A-50PC		IDT7203S/L50/65/80P	KM75C03AP-50
Am7203A-50RC			KM75C03AN-50
Am7204A-15JC			
Am7204A-15RC			
Am7204A-25JC	CY7C433-25JC		
Am7204A-25PC	CY7C432-25PC		
Am7204A-25RC	CY7C433-25PC		
Am7204A-35JC	CY7C433-40JC	IDT7204S/L35J	
Am7204A-35PC	CY7C432-40PC	IDT7204S/L35P	
Am7204A-35RC	CY7C433-40PC	IDT7204S/L35TP	
Am7204A-50JC	0170400 4070	IDT7204S/L50/65/80J	1
Am7204A-50PC		IDT7204S/L50/65/80P	
Am7204A-50RC		IDT7204S/L50/65/80TP	
Am7205A-15RC		15172040/200/00/10011	
Am7205A-25RC		IDT7205L25TP	
		IDT7205L23TP	
Am7205A-35RC		ID17205L501P	
`			
	·		
l			

Static RAMs Selector Guide*




Introduction

AMD's current product offerings in Static RAMs are comprised of NMOS and application-specific Static RAMs. The NMOS product offering ranges from 1K to 16K densities.

One of the ASIC RAM products currently in production is the Am99C10A, a proprietary high performance CMOS Content

Addressable Memory (CAM) with a capacity of 256 words and 48 bits per word. The Am99C10A is optimized for address decoding in Local Area Network (LAN) and bridging applications.

^{*}Other than the Am99C10A which is featured in Section 5, there are no Static RAM data sheets in this book. You may obtain a data sheet for a specific device by contacting your local AMD representative or calling the 800 literature number—(800)222-9323.



NMOS Static RAMs

1K Static RAMs

			Power Dissi	pation (mW)			_	
Part Number	Organization	Access Time (ns)	Standby	Active	Pin Count	Supply Voltage	Temp Range¹	Package Type ²
Am9122-25	256 x 4	25	N/A	600	22	5 V	С	D, P
Am9122-35	256 x 4	35	N/A	600	22	5 V	C, M	D, P
Am91L22-35	256 x 4	35	N/A	400	22	5 V	C	D, P
Am91L22-45	256 x 4	45	N/A	400	22	5 V	C, M	D, P
]		

4K Static RAMs


Dort			Power Diss	ipation (mW)			_	1
Part Number	Organization	Access Time (ns)	Standby	Active	Pin Count	Supply Voltage	Temp Range ¹	Package Type ²
Am2147-35	4096 x 1	35	150	900	18	5 V	С	D, L, P
Am2147-45	4096 x 1	45	150	900	18	5 V	C, M	D, L, F, P
Am2147-55	4096 x 1	55	150	900	18	5 V	C, M	D, L, F, P
Am2147-70	4096 x 1	70	100	800	18	5 V	C, M	D, L, F, P
Am21L47-45	4096 x 1	45	75	625	18	5 V	C	D, L, P
Am21L47-55	4096 x 1	55	75	625	18	5 V	С	D, L, P
Am21L47-70	4096 x 1	70	75	625	18	5 V	С	D. L. P
Am2148-35	1024 x 4	35	150	900	18	5 V	С	D, L, P
Am2148-45	1024 x 4	45	150	900	18	5 V	C, M	D. L. P
Am2148-55	1024 x 4	55	150	900	18	5 V	C, M	D, L, P
Am2148-70	1024 x 4	70	150	900	18	5 V	C, M	D, L, P
Am21L48-45	1024 x 4	45	100	625	18	5 V	С	D. L. P
Am21L48-55	1024 x 4	55	100	625	18	5 V	С	D. L. P
Am21L48-70	1024 x 4	70	100	625	18	5 V	Ċ	D, L, P

4K Static RAMs (Cont.)

Part Number	Organization	Access anization Time (ns)	Power Dissi	pation (mW)	Pin Count	Supply Voltage	Temp Range¹	Package Type ²
			Standby	Active				
Am2149-35	1024 x 4	35	N/A	900	18	5 V	С	D, L, P
Am2149-45	1024 x 4	45	N/A	900	18	5 V	C, M	D, L, P
Am2149-55	1024 x 4	55	N/A	900	18	5 V	C, M	D, L, P
Am2149-70	1024 x 4	70	N/A	900	18	5 V	C, M	D, L, P
Am21L49-45	1024 x 4	45	N/A	625	18	5 V	С	D, L, P
Am21L49-55	1024 x 4	55	N/A	625	18	5 V	С	D, L, P
Am21L49-70	1024 x 4	70	N/A	625	18	5 V	С	D, L, P
Am9044B	4096 x 1	450	N/A	350	18	5 V	C, M	D, P
Am90L44B	4096 x 1	450	N/A	250	18	5 V	C, M	D, P
Am9044C	4096 x 1	300	N/A	350	18	5 V	C, M	D. P
Am90L44C	4096 x 1	300	N/A	250	18	5 V	C, M	D. P
Am9044D	4096 x 1	250	N/A	350	18	5 V	C. M	D. P
Am90L44D	4096 x 1	250	N/A	250	18	5 V	C, M	D, P
Am9044E	4096 x 1	200	N/A	350	18	5 V	c	D, P
Am90L44E	4096 x 1	200	N/A	250	18	5 V	C	D, P
Am9114B	1024 x 4	450	N/A	350	18	5 V	C, M	D, P
Am91L14B	1024 x 4	450	N/A	250	18	5 V	C, M	D, P
Am9114C	1024 x 4	300	N/A	350	18	5 V	C, M	D, P
Am91L14C	1024 x 4	300	N/A	250	18	5 V	C, M	D, P
Am9114E	1024 x 4	200	N/A	350	18	5 V	C, M	D, P
Am91L14E	1024 x 4	200	N/A	250	18	5 V	C, M	D, P
Am9150-20	1024 x 4	20	N/A	900	24	5 V	С	D, L, P
Am9150-25	1024 x 4	25	N/A	900	24	5 V	C, M	D, L, P
Am9150-35	1024 x 4	35	N/A	900	24	5 V	C, M	D, L, P
Am9150-45	1024 x 4	45	N/A	900	24	5 V	C, M	D, L, P
Am91L50-20	1024 x 4	20	N/A	650	24	5 V	c,	D. P
Am91L50-25	1024 x 4	25	N/A	650	24	5 V	Ċ	D, P
Am91L50-35	1024 x 4	35	N/A	650	24	5 V	Ċ	D, P
Am91L50-45	1024 x 4	45	N/A	650	24	5 V	č	D, P

16K Static RAMs

Part Number	Organization	Access Time (ns)	Power Dissi	pation (mW)	Pin Count	Supply Voltage	Temp Range ¹	Package Type ²
			Standby	Active				
Am2167-35	16384 x 1	35	100	600	20	5 V.	С	D, P, L
Am2167-45	16384 x 1	45	100	600	20	5 V	C, M	D, P, L
Am2167-55	16384 x 1	55	100	600	20	5 V	C, M	D, P, L
Am2167-70	16384 x 1	70	100	600	20	5 V	C, M	D, P, L
Am2168-35	4096 x 4	35	150	600	20	5 V	С	D, P
Am2168-45	4096 x 4	45	150	600	20	5 V	C, M	D, P, L
Am2168-55	4096 x 4	55	150	600	20	5 V	C, M	D, P, L
Am2168-70	4096 x 4	70	150	600	20	5 V	C, M	D, P,
Am9128-10	2048 x 8	100	75	600	24	5 V	С	D, P
Am9128-12	2048 x 8	120	150	750	24	5 V	М	D
Am9128-15	2048 x 8	150	75	500	24	5 V	C, M	D, P
Am9128-20	2048 x 8	200	150	700	24	5 V	C, M	D, P
Am9128-70	2048 x 8	70	150	700	24	5 V	С	D, P
Am9128-90	2048 x 8	90	150	900	24	5 V	М	D



Application-Specific RAMs

Dual Port RAM

Part Number	Organization	Access Time (ns)	Power Dissipation (mW)		Pin	Committee		Dookono
			Standby	Active	Count DIP/PLCC	Supply Voltage	Temp Range¹	Package Type ²
Am2130-55	1024 x 8	55	605/220	935	48/52	5 V	C, M	D, P, J
Am2130-70	1024 x 8	70	605/220	935	48/52	5 V	C, M	D, P, J
Am2130-100	1024 x 8	100	605/220	935	48/52	5 V	C, M	D, P, J
Am2130-120	1024 x 8	120	605/220	935	48/52	5 V	C, M	D, P, J

Content Addressable Memory (CAM)

D4	Organization Time (ns) Power Dissipation (mW Standby Active	A	Power Dissipation (mW)		Pin		_	
Part Number		Active	Count DIP/PLCC	Supply Voltage	Temp Range¹	Package Type ²		
Am99C10A-10 Am99C10A-70	i I	100 70	55 55	715 715	28/32 28/32	5 V 5 V	00	D, P, J D, P, J



SECTION 2 CMOS Erasable Programmable Read Only Memories (EPROMs)

Section 2	CMOS Erasable Programmable Read Only Memories (EPROMs)2-1								
		n to EPROMs							
	Am27C64	64K (8,192 x 8-Bit) CMOS EPROM							
	Am27C128	128K (6,384 x 8-Bit) CMOS EPROM							
	Am27C256	256K (32,768 x 8-Bit) CMOS EPROM							
	Am27H256	High Speed 256K (32,768 x 8-Bit)							
	AIIIZ/11ZJU	CMOS EPROM							
	Am27C512	512K (65,536 x 8-Bit) CMOS EPROM							
	Am27C512L	Ultra Low Power 512K (65,536 x 8-Bit)							
	AIIIZ/OJIZE	CMOS EPROM							
	Am27C010	1 Megabit (131,072 x 8-Bit) CMOS EPROM 2–96							
	Am27H010	High Speed 1 Megabit (131,072 x 8-Bit)							
	AMETHOR	CMOS EPROM							
	Am27HB010	High Speed Burst-Mode 1 Megabit							
	7111127112010	(131,072 x 8-Bit) CMOS EPROM 2–122							
	Am27C100	1 Megabit (131,072 x 8-Bit) ROM Compatible							
		CMOS EPROM							
	Am27C1024	1 Megabit (65,536 x 16-Bit) CMOS EPROM 2-151							
	Am27C020	2 Megabit (262,144 x 8-Bit) CMOS EPROM 2–166							
	Am27C2048	2 Megabit (131,072 x 16-Bit) CMOS EPROM 2-182							
	Am27C040	4 Megabit (524,288 x 8-Bit) CMOS EPROM 2-198							
	Am27C400	4 Megabit (524 288 x 8-Bit/262 144 x 16-Bit)							
		ROM Compatible CMOS EPROM							
	Am27C4096	4 Megabit (262,144 x 16-Bit) CMOS EPROM 2-228							
	Am27C080	8 Megabit (1,048,576 x 8-Bit) CMOS EPROM 2-243							
	Am27C800	8 Megabit (1,048,576 x 8-Bit/524,288 x 16-Bit)							
		ROM Compatible CMOS EPROM 2-245							





An Introduction to Electrically Erasable Read Only Memories (EPROMs)


Advanced Micro Devices has consistently improved the CMOS process used to manufacture EPROMs to remain the technology leader in the marketplace. In addition to providing lower cost and higher density EPROM solutions, AMD's advanced CMOS process creates the highest performance devices in the industry. The devices that achieve high speed through process technology identified as "Am27C". This family provides the designer with a broad range of speeds and densities for most designs. AMD has also introduced a family of CMOS EPROMs that have been designed especially for speed. This "Am27H" family supports 35 ns and 45 ns speeds at the 256K and 1 Megabit densities, respectively. These are truly the fastest EPROMs in the world.

These high speed "commodity" EPROMs and ultra-high performance "27H" EPROMs allow the systems designer to maximize microprocessor efficiency by matching clock speed with access time. This performance edge also benefits digital signal processor (DSP) and other users by doing away with the need for expensive shadow RAM.

AMD's product portfolio also includes two application specific EPROMs. For RISC processor applications, the 27HB010 1 Megabit 'burst access mode' EPROM offers a 15 ns sequential access capability. For portable systems with power sensitive requirements, AMD offers the Am27C512L. This device is functionally identical to the Am27C512 but offers an 88 percent power savings. The Am27C512L operates on a miserly 5 mA of current (worst case) in the active mode at speeds of 5 MHz.



EPROM Speed Selector Overview





High Speed EPROMs and Microprocessors

With the advent of the current generation of high speed microprocessors and their increasing use in embedded control systems it is becoming more and more important to match clock speed with memory access time. The impact of a slow memory can have a drastic effect on system performance and cost. Until recently the designer's only choices have been to use PROMs or copy the contents of slow EPROMs into faster DRAMs or SRAMs. Both of these solutions are expensive in terms of both device cost and board area. Advanced Micro Devices manufactures a full line of high speed EPROMs that enable the designer to produce systems that allow microprocessors to achieve maximum performance.

The standard method of interfacing to slow EPROMs is by adding wait states to the memory access cycle. At first this may not seem to be a problem. However, with a typical memory cycle requiring 3 CPU cycles, each additional cycle is a 30% reduction in speed! The performance of an expensive 25 MHz processor can easily be reduced to that of a 16 MHz version simply by adding 2 wait states. This magnitude of performance degradation is not acceptable in the competitive market of today.

CPU Clock Frequency	Wait States	EPROM Access Time	Memory Access Cycle Time
33 MHz	0	35 ns	90 ns
33 MHz	1	70 ns	120 ns
25 MHz	0	45 ns	120 ns
25 MHz	1	90 ns	160 ns
20 MHz	0	55 ns	150 ns
20 MHz	1	120 ns	200 ns

70 ns

150 ns

190 ns

250 ns

Table 1

The table above lists CPU clock speed and the required EPROM access time for the given wait states. It should be noted that by inserting just one wait state (see Memory Access Cycle Time above) the performance of the CPU is degraded to that of the slower clock speed with zero wait states. Considering the cost premium for the faster CPU, the simple insertion of a wait state can undermine the cost/performance ratio of the final system.

There have been two traditional engineering solutions to this problem:

0

1

- utilize a combination of slow EPROM and faster DRAM and/or SRAM, and
- utilize interleaving banks of memory

16 MHz

16 MHz

Both of the above solutions do work but at the expense of increasing cost to achieve the desired performance. The increased cost comes in the form of:

- inefficient utilization of memory due to duplication
- payment of premium prices for high speed SRAM/DRAM, and
- increase of real estate and decreased reliability due to higher component count.



Advanced Micro Devices offers a better solution by eliminating wait states. High speed (45–120 ns) EPROMs are available, and designing a system using them is very easy. Don't add wait states! Most manufacturers have a formula listed in their design manuals that is used to calculate the EPROM access time required. They suggest that you vary the number of wait states in the formula until you hit on the access time of an EPROM that they manufacture. May we suggest that you use zero wait states in their formula and choose an EPROM listed in this data book.

4	Mini	mum 3 CPU Cycles	s ———	
Address	Address	EPROM	Data	CPU
Ready	Buffer	Access	Buffer	Setup
Delay	Delay	Delay	Delay	Delay

CPU Memory Access Delay Path


Board Layout and Bypassing Methods for High Speed EPROMs

Now that you have made the decision to get maximum performance from your microprocessor here are a few tips to make sure that your design goes to production smoothly. These tips are general system tips and are not unique to EPROMs. They can be used in any high speed design.

As system speed increases so does the power supply noise, which can disrupt the system if left unchecked. There are some simple methods for reducing noise that can be used as guidelines when designing and laying out systems. The extent to which these tips are used in your design will depend on PC board size, total power supply capacity, length of feed lines from the power supply, presence of a ground plane in the PC board, clock speed, etc. There is no way to come up with an exact formula to minimize noise, so it is best to start with a standard setup and then modify it to fit the current design.

Rule of thumb number 1:

- Place a 0.1 μf capacitor as close as possible to every IC between Vcc and GND.
- Place a 1.0 μf capacitor between Vcc and GND for every four ICs on a power trace.




Rule of thumb number 2:

■ Use power planes if you can.

This generally requires a multi-layer PC board that uses one or two of the internal layers to carry the power to each IC with very large traces. Don't forget to provide heat relief on the holes.





Typical Ground Plane Heat Relief Pattern

■ If power planes cannot be used for some reason, then do not snake the trace.

Use a comb pattern to distribute the power to the ICs. Run heavy buses down the side of the board with smaller traces taking the power between the ICs and smaller traces yet taking the power to the individual ICs.

Rule of thumb number 3:


If you must wire wrap the prototype design place the bypass capacitors on the wire side of the board and solder them directly to the socket. Save yourself a lot of time and trouble and do this before you wire the board.

Rule of thumb number 4:


When wiring a prototype do not channel the wires. This looks nice but you will spend a lot of time looking for cross talk problems, where the signal is coupled from one wire to another. Use direct point-to-point wiring.

Rule of thumb number 5:

Use a crow foot wiring pattern and not a daisy chain pattern. Have the heel of the crow foot at the signal source to drive the entire foot.




Example of a Crow Foot Pattern



Example of a Daisy Chain Pattern

If there are too many destinations for the signal to be supplied from a single pin, use a modified crow foot.



Example of a Modified Crow Foot Pattern

Am27C64

8,192 x 8-Bit CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time-55 ns
- Low power consumption:
 - -100 µA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- **■** JEDEC–approved pinout
- **■** ±10% power supply tolerance
- Fast Flashrite™ programming
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27C64 is a 64K-bit, ultraviolet erasable programmable read-only memory. It is organized as 8,192 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C64 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM



11419-001A


PRODUCT SELECTOR GUIDE

Family Part No.		Am27C64						
Ordering Part Number ±5% Vcc Tolerance	55	-75					-255	
±10% Vcc Tolerance	_	-70	-90	-120	-150	-200	-250	
Max. Access Time (ns)	55	70	90	120	150	200	250	
CE (E) Access (ns)	55	70	90	120	150	200	250	
OE (G) Access (ns)	35	40	40	50	65	75	100	

Publication# 11419 Rev. B Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS


Top View



Notes:

- JEDEC nomenclature is in parantheses.
 Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{12}$ = Address Inputs CE (E) = Chip Enable Input $DQ_0 - DQ_7 = Data Inputs/Outputs$ OE (G) = Output Enable Input PGM (P) Program Enable Input = Vcc Supply Voltage Vcc VPP = Program Supply Voltage

GND Ground


NC = No Internal Connection DU = No External Connection

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Optional Processing



Valid Com	binations
AM27C64-55	DC, DCB,
AM27C64-70	DI, DIB, LC,
AM27C64-75	LCB, LI, LIB
AM27C64-90	DC, DCB, DI,
AM27C64-120	DIB, DE, DEB,
AM27C64-150	LC, LCB, LI, LIB, LE, LEB,
AM27C64-200	LID, LE, LED,
AM27C64-255	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations					
AM27C64-90	JC, PC				
AM27C64-120					
AM27C64-150	JC, PC,				
AM27C64-200	JI, PI				
AM27C64-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.


MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

c. Package Type
d. Temperature Range
e. Lead Finish



Valid Combinations						
AM27C64-90						
AM27C64-120]					
AM27C64-150	/BXA, /BUA					
AM27C64-200]					
AM27C64-250	1					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C64

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C64 to an ultraviolet light source. A dosage of 15 W seconds/cm2 is required to completely erase an Am27C64. This dosage can be obtained by exposure to an ultraviolet lampwavelength of 2537 Angstroms (A)-with intensity of 12,000 μ W/cm2 for 15 to 20 minutes. The Am27C64 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C64, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C64 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C64

Upon delivery, or after each erasure, the Am27C64 has all 65,336 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C64 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL}, and $\overline{\text{PGM}}$ is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \text{ V}$ and $V_{PP} = 12.75 \text{ V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Program Inhibit

Programming of multiple Am27C64s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C64 may be common. A TTL low-level program pulse applied to an Am27C64 \overline{PGM} input with VPP = 12.75 \pm 0.25 and \overline{CE} LOW will program that Am27C64. A high-level \overline{CE} input inhibits the other Am27C64s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overline{OE} and \overline{CE} at V_{IL}. \overline{PGM} at V_{IH}, and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmeed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C64.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C64. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C64, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs tOE after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C64 has a CMOS standby mode which reduces the maximum Vcc current to 100 μA . It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27C64 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at VIH. When in standby mode, the outputs are in a high–impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising

and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

	Pins							
Mode		CE	ŌE	PGM	A0	A9	Vpp	Outputs
Read		VIL	VIL	х	x	Х	Vcc	Dout
Output D	isable	VIL	Vih	Х	X	Х	Vcc	High Z
Standby	(TTL)	ViH	X	×	x	Х	Vcc	High Z
Standby	(CMOS)	Vcc ± 0.3 V	Х	х	х	Х	Vcc	High Z
Program		VIL	Х	VıL	X	Х	V _{PP}	Din
Program	Verify	VIL	VIL	Vін	Х	Х	Vpp	Dout
Program	Inhibit	ViH	Х	Х	х	X	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	х	VIL	Vн	Vcc	01H
(Note 3)	Device Code	VIL	VIL	Х	ViH	Vн	Vcc	15H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1-A_8 = A_{10}-A_{12} = V_{1L}$
- 4. See DC Programming Characteristics for Vpp voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to + 125°C All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A₉, V_{PP}, and

Vcc (Note 1) -0.6 to Vcc + 0.6 V A₉ and V_{PP} (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, Ag and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. Ag and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C64—XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C64—XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -400 mA		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
ViL	Input LOW Voltage			-0.5	+0.8	٧
lu l	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μА
			E/M Devices		5.0	
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	μА
			E/M Devices		10	
Icc1	Vcc Active Current	CE = VIL,	C/I Devices		30	
	(Note 5)	f = 5 MHz,				mA
		lout = 0 mA	E/M Devices		30	
		(Open Outputs)				
Icc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA
		OE = VIL	E/M Devices		1.0	
IPP1	VPP Supply Current	CE = OE = VIL,			100	μА
	(Read) (Note 6)	VPP = VCC				



DC CHARACTERISTICS over operating range unless otherwise specified (Continued)

CMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
VIL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices E/M Devices		1.0 5.0	μА
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		10 10	μА
lcc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 5 MHz,	C/I Devices		25	mA
		lουτ = 0 mA (Open Outputs)	E/M Devices		25	
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	C/I Devices E/M Devices		100 120	μА
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = VIL, VPP	= Vcc		100	μА

CAPACITANCE (Notes 2, 3, & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
CIN1	Address Input Capacitance	Vin = 0 V	8	12	pF
CIN2	OE Input Capacitance	VIN = 0 V	8	12	pF
CIN3	CE Input Capacitance	VIN = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C64 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. ICC_1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. TA = 25°C, f = 1 MHz.
- 8. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.

 Maximum DC voltage on input pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Para	meter							4m27C	64			
Sym JEDEC	bols Standard	Parameter Description	Test Condition	ne	-55	-70, -75	-90	-120	-150	-200	-255 -250	Unit
OLDEC	Standard	<u>-</u>	rest condition	7113	-33	-73	-30	-120	-130	-200	-250	Oiii
tavav	tacc	Address to		Min.								ns
		Output Delay	CE = OE = VIL	Max.	55	70	90	120	150	200	250	
telav	tce	Chip Enable to		Min.								ns
		Output Delay	OE = VIL	Max.	55	70	90	120	150	200	250	
tgLav	toe	Output Enable		Min.								ns
		to Output Delay	CE = VIL	Max.	35	40	40	50	65	75	100	
tenzo, tgnoz	tor	Output Enable HIGH to Output		Min.								ns
IGHUZ		Float (Note 2)		Max.	25	25	25	30	30	30	30	
taxox	tон	Output Hold from Addresses, CE, or OE,		Min.	0	0	0	0	0	0	0	ns
		whichever occurred first		мах.								

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C64 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 4. For the -55, -70, and -75:

Output Load: 1 TTL gate and $C_L = 30 pF$,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.

SWITCHING TEST CIRCUIT




CL = 100 pF including jig capacitance (30 pF for -55, -70, and -75)

SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.



11419-006A


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55, -70, and -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

11419-007A



Notes:

OE may be delayed up to tacc-toE after the falling edge of CE without impact on tacc.
 toF is specified from OE or CE, whichever occurs first.

2-21 Am27C64




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I LI	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μА
VIL	Input LOW Level (All Inputs)		-0.3	0.8	٧
Vін	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Іон = −400 μА	2.4		٧
VH	A ₉ Auto Select Voltage		11.5	12.5	٧
lcc3	Vcc Supply Current (Program & Verify)			50	mA
IPP2	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	V
Vpp	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

Parameter	Symbols	Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
t ELPL	tces	CE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tehdx .	lрн	Data Hold Time	2		μs
tghoz	t _{DFP}	Output Enable to Output Float Delay	0	100	ns
tvps	tvps	VPP Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
tgLav	toe	Data Valid from OE		100	ns

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C64, a 0.1 μ F capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



- 1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH} .
- 2. toE and toFP are characteristics of the device, but must be accommodated by the programmer.

Advanced

Am27C128

16,384 x 8-Bit CMOS EPROM

Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time-55 ns
- Low power consumption:
 - -100 μA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- **■** JEDEC-approved pinout
- **■** ±10% power supply tolerance
- Fast FlashriteTM programming
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27C128 is a 128K-bit, ultraviolet erasable programmable read-only memory. It is organized as 16,384 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C128 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM




11420-001A


PRODUCT SELECTOR GUIDE

Family Part No.	Am27C128						
Ordering Part Number ±5% Vcc Tolerance	-55	-75					-255
±10% Vcc Tolerance	-	-70	-90	-120	-150	-200	-250
Max. Access Time (ns)	55	70	90	120	150	200	250
CE (E) Access (ns)	55	70	90	120	150	200	250
OE (G) Access (ns)	35	40	40	50	65	75	100

Publication# 11420 Rev. B Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS Top View






Also Available in a 32-pin rectangular plastic leaded chip carrier

Notes:

- JEDEC nomenclature is in parantheses.
 Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{13}$ = Address Inputs CE (E) Chip Enable Input DQ₀ – DQ₇ Data Inputs/Outputs OE (G) Output Enable Input PGM (P) Program Enable Input Vcc Vcc Supply Voltage VPP Program Supply Voltage

GND Ground

NC No Internal Connection DU No External Connection




ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option

- c. Package Type d. Temperature Range
- e. Optional Processing



Valid Com	Valid Combinations							
AM27C128-55	DC DCB							
AM27C128-70	DC, DCB, LC, LCB							
AM27C128-75	,							
AM27C128-90	DC, DCB, DI,							
AM27C128-120	DIB, DE, DEB,							
AM27C128-150	LC, LCB, LI, LIB, LE, LEB,							
AM27C128-200	בוט, בב, בבט,							
AM27C128-255								


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Comb	Valid Combinations						
AM27C128-90	JC, PC,						
AM27C128-120							
AM27C128-150	JC, PC,						
AM27C128-200	JI, PI						
AM27C128-255							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:


Device Number

Device Number

Device Type

d. Temperature Range

Lead Finish



Valid Com	Valid Combinations						
AM27C128-90							
AM27C128-120							
AM27C128-150	/BXA, /BUA						
AM27C128-200							
AM27C128-250							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C128

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C128 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C128. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C128 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C128, and similar devices, will erase with Jight sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C128 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C128

Upon delivery, or after each erasure, the Am27C128 has all 131,072 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C128 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL}, and $\overline{\text{PGM}}$ is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \text{ V}$ and $V_{PP} = 12.75 \text{ V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Program Inhibit

Programming of multiple Am27C128s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C128 may be common. A TTL low-level program pulse applied to an Am27C128 $\overline{\text{PGM}}$ input with V_{PP} = 12.75 \pm 0.25 and $\overline{\text{CE}}$ LOW will program that Am27C128. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C128s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} . \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmeed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C128.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A_9 of the Am27C128. Two identifier bytes may then be sequenced from the device outputs by toggling address line A_0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte $0 (A_0 = V_{IL})$ represents the manufacturer code, and byte 1 $(A_0 = V_{IH})$, the device identifier code. For the Am27C128, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ_7) defined as the parity bit.

Read Mode

The Am27C128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C128 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C128 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.



Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE	ŌĒ	PGM	AO	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	Vcc	Dout
Output D	isable	VIL	ViH	Х	Х	Х	Vcc	High Z
Standby	(TTL)	ViH	Χ	Х	×	X	Vcc	High Z
Standby	(CMOS)	Vcc ± 0.3 V	X	Х	X	Х	Vcc	High Z
Program		VIL	X	VIL	X	Х	Vpp	Din
Program	Verify	VIL	VIL	ViH	Х	Х	Vpp	Dоит
Program	Inhibit	Vін	Х	Х	х	Х	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	X	VIL	Vн	Vcc	01H
(Notes 3 & 4)	Device Code	VIL	VIL	Х	ViH	Vн	Vcc	16H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. A1-A8 = A10-A12 = VIL
- 4. $A_{13} = X$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to + 125°C All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground: All pins except A₉, V_{PP}, and

Vcc -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, Ag and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. Ag and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C128–XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C128–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

TTL and NMOS inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -400 mA	2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
ViL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices E/M Devices		1.0 5.0	μΑ
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		5 10	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz,	C/I Devices		30	mA
		louт = 0 mA (Open Outputs)	E/M Devices		30	
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA
		OE = VIL	E/M Devices		1.0	
IPP1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = V _{IL} , V _{PP} :	= Vcc		100	μА



DC CHARACTERISTICS over operating range unless otherwise specified (Cont'd.)

CMOS inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = −400 μА	2.4		٧	
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	V
ViL	Input LOW Voltage			-0.5	+0.8	V
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices E/M Devices		1.0 5.0	μА
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		10 10	μА
lcc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 5 MHz,	C/I Devices		25	mA
	,	lout = 0 mA (Open Outputs)	E/M Devices		25	
lcc2	Vcc Standby Current	$\overline{CE} = Vcc \pm 0.3 V$	C/I Devices E/M Devices		100 120	μА
IPP1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = VIL, VPP	= Vcc		100	μА

CAPACITANCE (Notes 2, 3, & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
CIN1	Address Input Capacitance	Vin = 0 V	8	12	pF
CIN2	OE Input Capacitance	Vin = 0 V	8	12	pF
CIN3	CE Input Capacitance	VIN = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C128 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. TA = 25°C, f = 1 MHz.
- 8. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Para	meter						A	m27C	128			
Sym JEDEC	bols Standard	Parameter Description	Test Conditions		55	-70, -75	-90	-120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE = VIL	Min. Max.	55	70	90	120	150	200	250	ns
telav	tce	Chip Enable to Output Delay	ŌĒ = VIL	Min. Max.	55	70	90	120	150	200	250	ns
tglav	toe	Output Enable to Output Delay	CE = VIL	Min. Max.	35	40	40	50	65	75	100	ns
teнaz, tgнaz	tor	Output Enable HIGH to Output Float (Note 2)		Min. Max.	25	25	25	30	30	30	30	ns
taxox	tон	Output Hold from Addresses, CE, or OE, whichever occurred first		Min. Max.	0	0	0	0	0	0	0	ns

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C128 must not be removed from, or inserted into, a socket or board when VPP or VCC is applied.
- 4. For the -55, -70, and -75:

Output Load: 1 TTL gate and C_L = 30 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.

For all other versions:


Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.





SWITCHING TEST CIRCUIT



 $C_L = 100 \text{ pF}$ including jig capacitance (30 pF for -55, -70, and -75)

SWITCHING TEST WAVEFORMS






11420-006A

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55, -70, and -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms



KS000010

11419-007A



Notes:

OE may be delayed up to tacc-toe after the falling edge of CE without impact on tacc.
 tor is specified from OE or CE, whichever occurs first.




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (TA = +25°C ±5°C) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μА
ViL	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	lo _L = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	loн = −400 μA	2.4		٧
Vн	As Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
IPP_	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	ν
Vpp	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

Parameter	Symbols	Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
telpl	tces	CE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
t GHAX	tah	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tgноz	tofp	Output Enable to Output Float Delay	0	100	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
tglav	toe	Data Valid from OE		100	ns

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C128, a 0.1 µF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (NOTES 1 & 2)



Notes:

11420-009A

- 1. The input timing reference level is 0.8 V for VIL and 2 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.

Am27C256

32,768 x 8-Bit CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time-55 ns
- Low power consumption: -100 µA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- JEDEC-approved pinout
- ±10% power supply tolerance
- Fast Flashrite™ programming
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27C256 is a 128K-bit, ultraviolet erasable programmable read-only memory. It is organized as 32,768 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 55 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C256 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM




08007-001A

PRODUCT SELECTOR GUIDE


Family Part No.	Am27C256							
Ordering Part Number ±5% Vcc Tolerance	-55	-75						-255
±10% Vcc Tolerance	-	-70	-90	-100	-120	-150	-200	-250
Max. Access Time (ns)	55	70	90	100	120	150	200	250
CE (E) Access (ns)	55	70	90	100	120	150	200	250
OE (G) Access (ns)	35	40	40	40	50	65	75	100

CONNECTION DIAGRAMS Top View



- Notes:
- JEDEC nomenclature is in parantheses.
 Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

A0 - A14 Address Inputs

CE (E) Chip Enable Input

DQ₀ – DQ₇ Data Inputs/Outputs

OE (G) Output Enable Input Vcc Vcc Supply Voltage

VPP **Program Supply Voltage**

GND Ground

NC No Internal Connection

No External Connection DU


ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- **Temperature Range**
- e. Optional Processing



Valid Combinations	
AM27C256-55	DC DCB
AM27C256-70	DC, DCB, LC, LCB
AM27C256-75	
AM27C256-90	DC, DCB, DI, DIB, DE, DEB, LC, LCB, LI, LIB, LE, LEB,
AM27C256-100	
AM27C256-120	
AM27C256-150	בוט, בב, בבט,
AM27C256-200	
AM27C256-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type

- Temperature Range
- e. Optional Processing



Valid Combinations					
AM27C256-90 JC, PC					
AM27C256-120					
AM27C256-150	JC, PC,				
AM27C256-200	JI, PI				
AM27C256-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Lead Finish



Valid Combinations				
AM27C256-90				
AM27C256-100				
AM27C256-120				
AM27C256-150	/BXA, /BUA			
AM27C256-200				
AM27C256-250				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C256 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C256. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C256, and similar devices, will erase with Jight sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C256

Upon delivery, or after each erasure, the Am27C256 has all 262,144 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C256 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{PP} pin, $\overline{\text{OE}}$ is at V_{IH}, and $\overline{\text{CE}}$ is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at Vcc = 6.25 V and Vpp = 12.75 V. After the final address is completed, all bytes are compared to the original data with Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C256s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C256 may be common. A TTL low-level program pulse applied to an Am27C256 $\overline{\text{CE}}$ input with VPP = 12.75 \pm 0.25 and $\overline{\text{OE}}$ HIGH will program that Am27C256s. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C256s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IH} , and V_{PP} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C256.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C256, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C256 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C256 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V μ H. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

	Pins						
Mode		CE	ŌE	Ao	As	Vpp	Outputs
Read		ViL	VIL	х	х	Vcc	Dout
Output D	Disable	VIL	Vін	х	x	Vcc	High Z
Standby (TTL)		Viн	Х	×	×	Vcc	High Z
Standby	(CMOS)	Vcc ± 0.3 V	X	х	х	Vcc	High Z
Program	1	VIL	Vін	Х	х	Vpp	DIN
Program	Verify	ViH	VIL	Х	Х	Vpp	Dout
Program Inhibit		Vін	ViH	х	х	Vpp	High Z
Auto Select	Manufacturer Code	ViL	VIL	VIL	Vн	Vcc	01H
(Notes 3 & 4)	Device Code	VIL	VIL	Vін	VH	Vcc	10H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1-A_8 = A_{10}-A_{12} = VIL$
- 4. A13 and A14 = X
- 5. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to + 125°C
All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A₉, V_{PP}, and V_{CC} (Note 1)

Vcc (Note 1) -0.6 to Vcc + 0.6 V A₉ and V_{PP} (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, Ag and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. Ag and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

V_{CC/VPP} for Am27C256–XX5 +4.75 to +5.25 V V_{CC/VPP} for Am27C256–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

TTI and NMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
Vон	Output HIGH Voltage	Iон = -400 mA		2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μА	
			E/M Devices		5.0		
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	μΑ	
		E/M Devices		10			
Icc1	Vcc Active Current (Note 5)	CE = VIL, f = 5 MHz,	C/I Devices		30	mA	
	(1000 2)	louτ = 0 mA (Open Outputs)	E/M Devices		50	IIIA	
lcc2	Vcc Standby Current	CE = V _{IH} ,	C/I Devices		1.0	mA	
		OE = ViL	E/M Devices		1.0		
lpp1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = VIL, VPP = Vcc			100	μА	

DC CHARACTERISTICS over operating range unless otherwise specified (Continued) CMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
Vін	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
VIL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices E/M Devices		1.0 5.0	μА
lıo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		10 10	μА
Icc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 5 MHz,	C/I Devices		25	mA
		louт = 0 mA (Open Outputs)	E/M Devices		25	
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	C/I Devices E/M Devices		100 120	μА
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = V _{IL} , V _{PP} = V _{CC}			100	μΑ

CAPACITANCE (Notes 2, 3, & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin1	Address Input Capacitance	VIN = 0 V	8	12	pF
Cin2	OE Input Capacitance	Vin = 0 V	8	12	pF
CIN3	CE Input Capacitance	Vin = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C256 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. Ta = 25°C, f = 1 MHz.
- 8. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Para	meter						-	m27C	256			
Sym	bols	Parameter				-70,					-255,	
JEDEC	Standard	Description	Test Condition	ns	-55	-75	-90	-120	-150	-200	-250	Unit
tavov	tacc	Address to		Min.								ns
		Output Delay	CE = OE = VIL	Мах.	55	70	90	120	150	200	250	
telav	tce	Chip Enable to		Min.								ns
		Output Delay	ŌĒ = VIL	Мах.	55	70	90	120	150	200	250	
tgLQV	toe	Output Enable		Min.								ns
		to Output Delay	CE = VIL	Мах.	35	40	40	50	65	75	100	
tenzo,	tor	Output Enable		Min.								ns
tgнаz		HIGH to Output Float (Note 2)		Мах.	25	25	25	30	30	30	30	
taxox	tон	Output Hold from Addresses.		Min.	0	0	0	0	0	0	0	ns
		CE, or OE, whichever occurred first		Max.								

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C256 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 4. For the -55, -70, and -75:

Output Load: 1 TTL gate and C_L = 30 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.


SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance (30 pF for -55, -70, and -75)

SWITCHING TEST WAVEFORMS





08007-006A

08007-005A


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -55, -70, and -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
⋙ ₩	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010



Notes:

OE may be delayed up to tacc—toE after the falling edge of CE without impact on tacc.
 toF is specified from OE or CE, whichever occurs first.

08007-007A




Figure 1. Flashrite Programming Flow Chart

2-52 Am27C256

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μА
VIL	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	Іон = −400 μА	2.4		٧
V _H	As Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
ĺрр	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
Vpp	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

Parameter	Symbols	Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tehox	tрн	Data Hold Time	2		μs
lgнаz	t DFP	Output Enable to Output Float Delay	0	100	ns
tvps	tvps	VPP Setup Time	2		μs
teleh	tpw	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
tglav	toe	Data Valid from OE		100	ns

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C256, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



Notes: 08007-009A

- 1. The input timing reference level is 0.8 V for VIL and 2 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.

2-54 Am27C256

Am27H256

32,768 x 8-Bit High Speed CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- **Industry's fastest**
 - -35ns 256K-bit CMOS EPROM
- Pin compatible with Am27C256
- High speed Flashrite™ programming
 - -Typically less than 5 seconds

- Versions available in industrial and military temperature ranges
- ± 10% power supply tolerance available

GENERAL DESCRIPTION

The Am27H256 is an ultra-high speed 256K-bit CMOS UV EPROM. It utilizes the standard JEDEC pinout making it functionally compatible with the Am27C256, but with significantly faster access capability. This superior random access capability results from a focused high-speed design implemented with AMD's advanced CMOS process technology. This offers users bipolar speeds with higher density, lower cost and proven reliability.


This device is ideal for use with the fastest processors. At 35ns, the Am27H256 completely eliminates performance-draining wait states without using bank-interleaving and caching techniques. Designers may take full advan-

tage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM. Typical applications include laser printers, switching networks, graphics, workstations and digital signal processing.

The Am27H256 supports AMD's Flashrite programming algorithm which allows the entire chip to be programmed in typically less than 5 seconds.

It is available in DIP as well as surface mount packages and is offered in commercial, industrial, and extended temperature ranges.

BLOCK DIAGRAM



Publication# 14944 Rev. B Amendment /0 issue Date: March 1991

2-55


PRODUCT SELECTOR GUIDE

Family Part No.	Am27H256				
Ordering Part No:				T	
V _{cc} ± 5%	-35V05	_	-	-	
V _{cc} ± 10%	-35	-45	-55	-70	
Max. Access Time (ns)	35	45	55	70	
CE (E) Access Time (ns)	35	45	55	70	
OE (G) Access Time (ns)	20	20	25	35	

CONNECTION DIAGRAMS Top View



14944-002A



14944-003A

Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't Use (DU) for PLCC.

 Also available in 32-pin rectangular plastic leaded chip carrier

PIN DESCRIPTION

A₀-A₁₄ = Address Inputs

CE (E) = Chip Enable Input

DQ - DQ = Data Inputs/Outputs

 $\overline{\mathsf{OE}}\left(\overline{\mathsf{G}}\right)$ = Output Enable Input


V_{cc} = V_{cc} Supply Voltage

V_{PP} = Program Supply Voltage

GND = Ground

NC = No Internal Connection

LOGIC SYMBOL



14944-004A

Am27H256



ORDERING INFORMATION Standard Information


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

c. Package Type

- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM27H256-35	DC, DCB, DI, DIB,				
AM27H256-35V05	LC, LI, LÓB, LIB				
AM27H256-45	DC, DCB, DE,				
AM27H256-55	DEB. DI. DIB. LC.				
AM27H256-70	LCB, LI, LIB, LE, LEB				


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

ORDERING INFORMATION (Cont'd.) OTP Products (Preliminary) OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **a. Device Number**

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM27H256-45				
AM27H256-55	PC, JC			
AM27H256-70				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.



ORDERING INFORMATION (Cont'd.) APL Products


APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valld Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- c. Device Class
- d. Package Type e. Lead Finish



Valid Combinations					
AM27H256-45					
AM27H256-55	/BXA, /BUA				
AM27H256-70					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27H256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H256 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27H256. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 $\mu\text{W/cm²}$ for 15 to 20 minutes. The Am27H256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H256, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27H256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27H256

Upon delivery, or after each erasure, the Am27H256 has all bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27H256 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the V_{pp} pin, \overline{CE} is at V_{IL}, and \overline{OE} is at V_{IH}. For programming, the data to be programmed is applied 8 bits in parallel to the data input/output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 μ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{\rm cc}$ = 6.25 V and $V_{\rm pp}$ = 12.75 V. After the final address is completed, all bytes are compared to the original data with $V_{\rm cc}$ = $V_{\rm pp}$ = 5.25 V.

Program Inhibit

Programming of multiple Am27H256s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27H256 may be common. A TTL low-level program pulse applied to an Am27H256 $\overline{\text{CE}}$ input with V_{pp} = 12.75 \pm 0.25 V and $\overline{\text{OE}}$ HIGH will program that Am27H256. A high-level $\overline{\text{CE}}$ input inhibits the other Am27H256 from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overrightarrow{OE} at V_{IL} , \overrightarrow{CE} at V_{IH} and V_{pp} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the Am27H256.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line $\rm A_g$ of the Am27H256. Two identifier bytes may then be sequenced from the device outputs by toggling address line $\rm A_0$ from $\rm V_{IL}$ to $\rm V_{IH}$. All other address lines must be held at $\rm V_{IL}$ during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1($A_0 = V_{IL}$), the device identifier code. For the Am27H256, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₂) defined as the parity bit.

Read Mode

The Am27H256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access time $(t_{\rm ACC})$ is equal to the delay from \overline{CE} to output $(t_{\rm CE})$. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs $t_{\rm OE}$ after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{\rm ACC}-t_{\rm OE}$.

Standby Mode

The Am27H256 has a standby mode which reduces the maximum $V_{\rm cc}$ current to 50% of the active current. It is placed in standby mode when $\overline{\rm CE}$ is at $V_{\rm IH}$. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H256 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in



their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a mini-

mum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{cc} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{cc} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	OE .	A,	A,	V _{PP}	Outputs
Read		٧,	V _{IL}	x	х	V _{cc}	D _{out}
Output Disable		V _{IL}	V _{IH}	х	х	V _{cc}	Hi-Z
Standby		V _{IH}	х	х	Х	V _{cc}	Hi-Z
Program		V _{IL}	V _{IH}	x	х	V _{PP}	D _{IN}
Program Verify		V _{IH}	V _{IL}	X	х	V _{PP}	D _{out}
Program Inhibit		V _{IH}	V _{IH}	х	х	V _{PP}	Hi-Z
Auto Select	Manufacturer Code	V _{IL}	V _{IL}	V _{IL}	V _H	V _{cc}	01H
(Note 3 & 5)	Device Code	V _{IL}	V _{IL}	V _H	V _H	V _{cc}	10H

- 1. V_H =12.0 V ± 0.5 V
- 2. X = Either V_{IH} or V_{II}
- 3. $A_1 A_8 = A_{10} A_{14} = V_{1L}$
- 4. See DC Programming Characteristics for V_{pp} voltage during programming.
- 5. The Am27H256 uses the same Flashrite algorithm during program as the Am27C256.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	
OTP product	-65 to 125°C
All other products	-65 to 150°C
Ambient Temperature	
with Power Applied	-55 to +125°C
Voltage with Respect to Ground:	
All pins except A _s , V _{pp} , and	
V _{cc} A and V _{pp}	-0.6 to $V_{\infty} +0.5$ V -0.6 to 13.5 V
A and V _m	-0.6 to 13.5 V

Notes

1. Minimum DC voltage on input or I/O is -0.5 V. During transitions, the inputs may overshoot GND to -2.0V for periods of up to 10 ns. Maximum DC voltage on input and I/O is V_{cc} +0.5 V which may overshoot to V_{cc} +2.0 V for periods up to 20 ns.

Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

 For A_a and V_{pp} the minimum DC input is -0.5 V. During transitions, A_b and V_{pp} may overshoot GND to -2.0 V for periods of up to 10 ns. A_b and V_{pp} must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices	
Case Temperature (T _c)	0 to +70°C
Industrial (I) Devices	
Case Temperature (T _c)	-40 to +85°C
Extended Commercial (E) Devices	
Case Temperature (T _c)	-55 to +125°C
Military (M) Devices	
Case Temperature (T _c)	-55 to +125°C
Supply Read Voltages:	
V_{∞} for Am27H256-XXV05	+4.75 to + 5.25 V
V _{cc} for Am27H256-XX	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Condit	Test Conditions		Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -4 mA		2.4		٧
Vor	Output LOW Voltage	I _{ot} = 12 mA			0.45	٧
V _{IH}	Input HIGH Voltage (Note 9)			2.0	V _{cc} + 0.5	٧
V _{IL}	Input LOW Voltage (Note 9)			- 0.3	+ 0.8	٧
l _u	Input Load Current	V _{IN} = 0 V to + V _{CC}			1.0	μΑ
l _{lo}	Output Leakage Current	V _{out} = 0 V to + V _{cc}			10	μА
		CE = V _{II} , f = 10 MHz	C Devices		50	
I _{CC1}	V _{cc} Active Current (Note 5)	I _{our} = 0 mA (Open Outputs)	I/E/M Devices	-	60	mA
			C Devices		25	
l ^{ccs}	V _{cc} Standby Current	CE = V _{IH}	I/E/M Devices		35	mA
l _{pp1}	V _{pp} Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} = V	/ _{cc}		100	μΑ

Capacitance (Notes 2, 3, and 7)

Parameter Parameter Symbol Description	Parameter	Test	CDV028		CLV032		
		Conditions	Тур.	Max.	Тур.	Max.	Unit
C _{IN1}	Address Input Capacitance	V _{IN} = 0 V	6	10	6	9	рF
C _{tN2}	OE Input Capacitance	V _{IN} = 0 V	10	12	7	9	ρF
C _{IN3}	CE Input Capacitance	V _{IN} = 0 V	10	10	7	9	ρF
C _{out}	Output Capacitance	V _{out} = 0 V	8	12	6	9	pF

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27H256 must not be removed from (or inserted into) a socket when V_{cc} or V_{pp} is applied.
- 5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of I_{cc} and I_{pe}.
- 7. $T_A = +25$ °C, f = 1 MHz.
- Minimum DC Input Voltage is –0.5 V. During transitions, the inputs may overshoot to –2.0 V for periods less than 10 ns. Maximum DC Voltage on output pins is V_{cc} +0.5 V which may overshoot to V_{cc} +2.0 V for periods less than 10 ns.
- 9. Tested under static DC conditions.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, & 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are specified unless otherwise noted)

	meter nbols					Am	27H256		
-	Standard	Parameter Description	Test Conditions		-35, -35V05	_ _45	_ _55	- -70	Unit
tavovtaco		Address to Output Delay	CE = OE = V _{IL} ,	Min.	_	-	_	_	
			C _L = C _L ,	Max.	35	45	55	70	ns
t _{elov} t _{ce}		Chip Enable to Output	OE = V _{IL} , C _L = C _L ,	Min.	-	_	_	_	
		Delay	C _L = C _{L1}	Мах.	35	45	55	70	ns
t _{GLOV} t _{OE}		Output Enable to	CE = V _{IL} ,	Min.	_	_	_	-	
		Output Delay	$C_L = C_{L_1}^{-1}$	Мах.	20	20	25	35	ns
		Chip Enable HIGH or		Min.	0	0	0	0	
t _{GHQZ} ,	(Note 2)	Output Enable HIGH, Whichever Comes First, to Output Float	C _L = C _{L2}	Мах.	20	20	25	35	ns
		Output Hold from		Min.	0	0	0	0	
t _{AXQX} t _{OH}		Addresses, CE, or OE, Whichever Occured First		Max.	-	-	-	-	ns

Notes:


- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27H256 must not be removed from (or inserted into) a socket or board when V p or V c is applied.
- 4. Output Load: 1 TTL gate and C = C

Input Rise and Fall Times: 5 ns


Input Pulse Levels: 0 to 3 V

Timing Measurement Reference Level – 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤5 ns.

12750-005A




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



- 1. \overline{OE} may be delayed up to t_{ACC} t_{OE} after the falling edge of \overline{CE} without impact on t_{ACC} -2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

2-65 Am27H256

Am27C512

65,536 x 8-Bit CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time—70ns
- **■** Low power consumption:
 - -100 μA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- JEDEC-approved pinout
- **■** ±10% power supply tolerance
- Fast Flashrite™ programming
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27C512 is a 512K-bit, ultraviolet erasable programmable read-only memory. It is organized as 65,536 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM




08140-001A

PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512						
Ordering Part Number ±5% Vcc Tolerance	-75	-95	-125			-255	
±10% Vcc Tolerance	-	-90	-120	-150	-200	-250	
Max. Access Time (ns)	70	90	120	150	200	250	
CE (E) Access (ns)	70	90	120	150	200	250	
OE (G) Access (ns)	40	40	50	50	75	100	

Publication# 08140 Rev. F Amendment/0 Issue Date: March 1991


CONNECTION DIAGRAMS Top View



Notes:

- JEDEC nomenclature is in parantheses.
 Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

Ao - A₁₅ = Address Inputs CE (E) Chip Enable Input $DQ_0 - DQ_7 =$ Data Inputs/Outputs OE (G) **Output Enable Input** Vcc Vcc Supply Voltage VPP **Program Supply Voltage**


Ground **GND**

No Internal Connection NC DU No External Connection

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations					
AM27C512-75	DC, DCB, LC, LCB				
AM27C512-95	DC, DCB, DI, DIB,				
AM27C512-125	LC, LCB, LI, LIB				
AM27C512-90					
AM27C512-120	DC, DCB, DI,				
AM27C512-150	DIB, DE, DEB,				
AM27C512-200	LC, LCB, LI, LIB. LE. LEB				
AM27C512-255	2.0, 22, 220				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.




ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Optional Processing



Valid Combinations			
AM27C512-120			
AM27C512-150	JC, PC,		
AM27C512-200	JI, PI		
AM27C512-255]		

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- **Speed Option**
- C.
- Package Type
 Temperature Range
 Lead Finish



Valid Combinations					
AM27C512-120					
AM27C512-150	ADVA ADIIA				
AM27C512-200	/BXA, /BUA				
AM27C512-250					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512, and similar devices, will erase with jight sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512

Upon delivery, or after each erasure, the Am27C512 has all 524,288 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \, \text{V}$ is applied to the $\overline{\text{OE}}/\text{VPP}$ pin, and $\overline{\text{CE}}$ is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \, V$ and $V_{PP} = 12.75 \, V$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \, V$.

Program Inhibit

Programming of multiple Am27C512s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C512 including \overline{OE}/V_{PP} may be common. A TTL low-level program pulse applied to an Am27C512 \overline{CE} input with \overline{OE}/V_{PP} = 12.75 \pm 0.25 V will program that Am27C512. A high-level \overline{CE} input inhibits the other Am27C512s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE}/V_{PP} and \overline{CE} at V_{IL} . Data should be verified toy after the falling edge of \overline{CE} .

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmeed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C512, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs tOE after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C512 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V $_{\text{H}}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE	ŌĒ/Vpp	Ao	A۹	Outputs
Read		VIL	VIL	Х	X	Dоит
Output D	isable	VIL	Vін	X	X	High Z
Standby	(TTL)	Vıн	х	Х	X	High Z
Standby	(CMOS)	Vcc ± 0.3 V	х	Х	Х	High Z
Program		VIL	Vpp	Х	х	Din
Program	Verify	VIL	ViL	Х	Х	Douт
Program	Inhibit	ViH	V _{PP}	Х	Х	High Z
Auto Select	Manufacturer Code	VIL	VIL	VIL	Vн	01H
(Note 3)	Device Code	VIL	VIL	Vін	Vн	91H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1-A_8 = A_{10}-A_{15} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to + 125°C All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A9, VPP, and

Vcc (Note 1) -0.6 to Vcc + 0.6 V

A9 and Vpp (Note 2) -0.6 to 13.5 V Vcc -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, A9 and VPP may overshoot GND to
 -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

V_{CC}/V_{PP} for Am27C512–XX5 +4.75 to +5.25 V V_{CC}/V_{PP} for Am27C512–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 7)

TTL and NMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = −400 μА		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.3	+0.8	٧
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices E/M Devices		1.0 5.0	μА
lro	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		5.0 5.0	μА
Icc1	Vcc Active Current (Note 5)	CE = VIL, f = 10 MHz,	C/I Devices		40	mA
		lout = 0 mA (Open Outputs)	E/M Devices		50	
lcc2	Vcc Standby Current	CE = V _{IH} , OE = V _{IL}	C/I Devices E/M Devices		1.0	mA

DC CHARACTERISTICS over operating range unless otherwise specified (Continued) CMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
Vıн	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
VIL	Input LOW Voltage			-0.3	+0.8	٧
lu	Input Load Current	VIN = 0 V to Vcc	C/I Devices E/M Devices		1.0 5.0	μА
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		5.0 5.0	μА
lcc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 10 MHz,	C/I Devices		40	mA
		lout = 0 mA (Open Outputs)	E/M Devices		50	
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V	C/I Devices E/M Devices		100 100	μА

CAPACITANCE (Notes 2, 3, & 6)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	10	pF
CIN2	OE/VPP Input Capacitance	VIN = 0 V	12	pF
Сімз	CE Input Capacitance	VIN = 0 V	10	pF
Соит	Output Capacitance	Vout = 0 V	10	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. Icc1 is tested with \overline{OE} = V_{IH} to simulate open outputs.
- 6. TA = 25°C, f = 1 MHz.
- During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC voltage on input pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Parameter				Am27C512							
Sym JEDEC	bols Standard	Parameter Description	Test Conditions		-75	-90, -95	-120, -125	-150	-200	-255, -250	Unit
tavov	tacc	Address to Output Delay	CE = OE/Vpp = VIL	Min. Max.	70	90	120	150	200	250	ns
telav	tce	Chip Enable to Output Delay	OE/Vpp = VIL	Min. Max.	70	90	120	150	200	250	ns
tglav	toe	Output Enable to Output Delay	CE = VIL	Min. Max.	40	40	50	50	75	100	ns
tенах, tgнах	tor	Output Enable HIGH to Output Float (Note 2)		Min.	25	30	30	30	30	30	ns
taxox	tон	Output Hold from Addresses, CE, or OE,		Min.	0	0	0	0	0	0	ns
		whichever occurred first		Мах.							

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 4. For the Am27C512-75:

Output Load: 1 TTL gate and CL = 30 pF,

Input Rise and Fall Times: 20 ns,

Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.


SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance (30 pF for -75)

SWITCHING TEST WAVEFORMS





08140-006A


AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
⋙ ₩	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010



Notes:

OE may be delayed up to tacc-toE after the falling edge of CE without impact on tacc.
 tpr is specified from OE or CE, whichever occurs first.

08140-007A




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.3	0.8	>
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Іон = -400 μΑ	2.4		٧
VH	As Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
Ірр	VPP Supply Current (Program)	CE = VIL		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	V
Vpp	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS (T_A = +25°C ± 5°C) (Notes 1, 2, & 3)

Parameter	Symbols	Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tehdx	tон	Data Hold Time	2		μs
tehoz	t DFP	Chip Enable to Output Float Delay	0	60	ns
tvps	tvps	VPP Setup Time	2		μs
teleh	tpw	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telav	tov	Data Valid from CE		250	ns
tehgl	t OEH	OE/V _{PP} Hold Time	2		μs
tglel	tvr	OE/V _{PP} Recovery Time	2		μs

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- When programming the Am27C512, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



Notes:

- 1. The input timing reference level is 0.8 V for VIL and 2.0 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.

2-80 Am27C512

Advanced Micro

Devices

Am27C512L

65,536 x 8-Bit Ultra-Low CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time—70ns
- Ultra-low power consumption:
 - 5 mA maximum active current at 5 MHz
 - 20 µA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- **■** JEDEC-approved pinout
 - Plug in replacement for Am27C512
- **■** ±10% power supply tolerance
- Fast Flashrite™ programming
 - Typical programming time of 15 seconds
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27C512L is a 512K-bit, ultraviolet erasable programmable read-only memory. It is organized as 65,536 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512L offers

separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 25 mW in active mode and 5 MHz operation, and 100 µW in standby mode and CMOS levels.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM



08140-001A


PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512L					
Ordering Part Number ±5% Vcc Tolerance	-75	-95	-125			-255
±10% Vcc Tolerance	_	-90	-120	-150	-200	-250
Max. Access Time (ns)	70	90	120	150	200	250
CE (E) Access (ns)	70	90	120	150	200	250
OE (G) Access (ns)	40	40	50	50	75	100

Publication# 15616A Rev. A Amendment/0 Issue Date: March 1991




CONNECTION DIAGRAMS Top View



Notes:

- 1. JEDEC nomenclature is in parantheses.
- 2. Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

 $\begin{array}{lll} A_0-A_{15} & = & Address\ Inputs \\ \hline \overline{CE}\ (\overline{E}) & = & Chip\ Enable\ Input \\ \hline DQ_0-DQ_7 & = & Data\ Inputs/Outputs \\ \hline \overline{OE}\ (\overline{G}) & = & Output\ Enable\ Input \\ \hline Vcc & = & Vcc\ Supply\ Voltage \\ \hline VPP & = & Program\ Supply\ Voltage \\ \hline GND & = & Ground \\ \end{array}$

NC = No Internal Connection


DU = No External Connection

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option

- c. Package Type
- d. Temperature Range e. Optional Processing



Valid Combinations					
Am27C512L-75	DC, DCB, LC, LCB				
Am27C512L-95	DO DOD DI DID				
Am27C512L-125	DC, DCB, DI, DIB, LC, LCB, LI, LIB				
Am27C512L-90	20, 200, 21, 210				
Am27C512L-120	DC, DCB, DI,				
Am27C512L-150	DIB, DE, DEB,				
Am27C512L-200	LC, LCB, LI, LIB, LE, LEB				
Am27C512L-255	LID, EL, ELD				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.




ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option
c. Package Type
d. Temperature Range

e. Optional Processing



Valid Combinations					
Am27C512L-120					
Am27C512L-150	JC, PC,				
Am27C512L-200	JI, PI				
Am27C512L-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:


Device Number

b. Speed Option

c. Package Type

d. Temperature Range

e. Lead Finish



Valid Combinations					
Am27C512L-120					
Am27C512L-150	OVA OUA				
Am27C512L-200	/BXA, /BUA				
Am27C512L-250					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION Erasing the Am27C512L

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512L to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512L. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C512L should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512L, and similar devices, will erase with Jight sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C512L and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512L

Upon delivery, or after each erasure, the Am27C512L has all 524,288 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C512L through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the $\overline{\text{OE}}/\text{VPP}$ pin, and $\overline{\text{CE}}$ is at V_{IL} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \, \text{V}$ and $V_{PP} = 12.75 \, \text{V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \, \text{V}$.

Program Inhibit

Programming of multiple Am27C512Ls in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C512L including $\overline{\text{OE}/\text{VPP}}$ may be common. A $\overline{\text{TTL}}$ low-level program pulse applied to an Am27C512L $\overline{\text{CE}}$ input with $\overline{\text{OE}/\text{VPP}}$ = 12.75 \pm 0.25 V will program that Am27C512L. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C512Ls from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE}/V_{PP} and \overline{CE} at V_{IL} . Data should be verified toy after the falling edge of \overline{CE} .

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmeed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C512L.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C512L. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C512L, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C512L has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs tOE after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27C512L has a CMOS standby mode which reduces the maximum Vcc current to 20 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C512L also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL–standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high–impedance state, independent of the \overline{OE} input.

2–86 Am27C512L



Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

	Pins					
Mode		CE	ŌE/Vpp	Ao	Ag	Outputs
Read		ViL	VIL	X	X	Dout
Output D	isable	ViL	Viн	X	×	High Z
Standby (TTL)		Viн	x	X	Х	High Z
Standby	(CMOS)	Vcc ± 0.3 V	х	Х	Х	High Z
Program		VIL	Vpp	Х	Х	Din
Program	Verify	VIL	ViL	Х	Х	Dоит
Program	Program Inhibit		VPP	X	X	High Z
Auto Select	Manufacturer Code	ViL	VIL	VIL	Vн	01H
(Note 3)	Device Code	Vil	VIL	Vih	Vн	91H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. A1-A8 = A10-A15 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to + 125°C All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground: All pins except A₉, V_{PP}, and

Vcc (Note 1) -0.6 to Vcc + 0.6 V A₉ and V_{PP} (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, Ag and VPP may undershoot GND to -2.0 V for periods of up to 20 ns. Ag and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C512L—XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C512L—XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 7)

TTL and NMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = −400 μА		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
ViL	Input LOW Voltage			-0.3	+0.8	>
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices E/M Devices		1.0 5.0	μΑ
lıo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		2.0 5.0	μА
lcc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 10 MHz,	C/I Devices		15	mA
		louт = 0 mA (Open Outputs)	E/M Devices		25	
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA
		OE = VIL	E/M Devices		1.0	



DC CHARACTERISTICS over operating range unless otherwise specified (Continued) CMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -400 μΑ		Vcc - 0.8		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
VIH	Input HIGH Voltage			0.7 Vcc	Vcc + 0.5	٧
ViL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices E/M Devices		1.0	μА
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		2.0 5.0	μА
Icc ₁	Vcc Active Current (Note 5 & 8)	CE = VIL, f = 5 MHz,	C/I Devices		5.0	mA
	,	lout = 0 mA (Open Outputs)	E/M Devices		10	
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V	C/I Devices E/M Devices		20 40	μА

CAPACITANCE (Notes 2, 3, & 6)

Parameter Symbol	Parameter Description	Test Conditions	CDV028 Max.	CLV032 Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	12	9	pF
CIN2	OE/VPP Input Capacitance	Vin = 0 V	20	20	pF
Сімз	CE Input Capacitance	Vin = 0 V	12	9	pF
Соит	Output Capacitance	Vout = 0 V	15	12	рF

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C512L must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. Icc1 is tested with \overline{OE} = VIH to simulate open outputs.
- 6. TA = 25°C, f = 1 MHz.
- 7. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.

 Maximum DC voltage on input pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 8. Icc1 varies 1 mA per MHz for C/I devices. Icc1 varies 2 mA per MHz for E/M devices.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Para	meter		Test Conditions				A	m27C	512L		
Sym JEDEC	bols Standard	Parameter Description			-75	-90, -95	-120, -125	-150	-200	-255, -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE/Vpp = VIL	Min. Max.	70	90	120	150	200	250	ns
telav	tce	Chip Enable to Output Delay	OE/VPP = VIL	Min. Max.	70	90	120	150	200	250	ns
tglav	toe	Output Enable to Output Delay	CE = VIL	Min. Max.	40	40	50	50	75	100	ns
tehaz, tghaz	toF	Output Enable HIGH to Output Float (Note 2)		Min.	25	30	30	30	30	30	ns
taxox	tон	Output Hold from Addresses,		Min.	0	0	0	0	0	0	ns
		CE, or OE, whichever occurred first		Max.							

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512L must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 4. For the Am27C512L-75:

Output Load: 1 TTL gate and CL = 30 pF,

Input Rise and Fall Times: 20 ns,

Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.

For all other versions:


Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns,

Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.


SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance (30 pF for -75)

SWITCHING TEST WAVEFORMS





08140-006A

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

08140-007A



OE may be delayed up to tACC-toE after the falling edge of CE without impact on tACC.
 tDF is specified from OE or CE, whichever occurs first.




Figure 1. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.3	8.0	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Ioн = -400 μA	2.4		٧
Vн	A ₉ Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
Ірр	VPP Supply Current (Program)	CE = VIL		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
V _{PP}	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

Parameter	Symbols	Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tehdx	tон	Data Hold Time	2		μs
t EHQZ	torp	Chip Enable to Output Float Delay	0	60	ns
tvps	tvps	V _{PP} Setup Time	2		μs
t ELEH	tpw	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telav	tov	Data Valid from CE		250	ns
t EHGL	t OEH	OE/V _{PP} Hold Time	2		μs
t GLEL	tvn	OE/V _{PP} Recovery Time	2		μs

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C512L, a 0.1 μ F capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



- 1. The input timing reference level is 0.8 V for VIL and 2.0 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.

Am27C010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Easy upgrade from 28-Pin JEDEC EPROMs
- Fast access time—100 ns
- Low power consumption:
 - 100 μA maximum standby current
- Programming voltage: 12.75 V
- Single +5 V power supply
- Compact 32-Pin DIP package requires no hardware change for upgrades to 8 megabits
- JEDEC-approved pinout
- ±10% power supply tolerance standard on most speeds
- Fast Flashrite[™] programming
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V

GENERAL DESCRIPTION

The Am27C010 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C010 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM



10205-001A

PRODUCT SELECTOR GUIDE

Family Part No.	Am27C010					
Ordering Part No:						
±5% Vcc Tolerance	-105	-125			-255	
±10% Vcc Tolerance		-120	-150	-200	-250	
Max. Access Time (ns)	100	,120	150	200	250	
CE (E) Access (ns)	100	120	150	200	250	
OE (G) Access (ns)	50	50	65	75	100	

Publication# 10205 Rev. C Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS Top View

DIP


VPP 32 Vcc 31 A16 [PGM (P) 3 30 A15 NC 29 🛮 A₁₄ A12 [A7 [28 A13 5 A₁₄ A₁₃ 27 □ A8 A₆ A₆ A5 A₈ 26 A9 A5 [A_4 A₉ 25 A11 8 A4 [A₃ A₁₁ 24 OE (G) 9 A₃ [A₂ OE (G) 23 A10 A2 [10 A₁ 23 A₁₀ 11 22 CE (E) A1 [] CE (E) A₀ 21 DQ7 DQ_0 A0 [] 12 DQ₇ DQ₀ 🔲 13 20 DQ6 DQ1 14 19 DQ5 10205-003A DQ₂ 15 18 DQ4 GND [17 🔲 DQ₃ 10205-002A

LCC*

Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.

LOGIC SYMBOL



PIN DESCRIPTION

A0-A16	Address Inputs	PGM (P)	Program Enable Input
CE (E)	Chip Enable Input	Vcc	Vcc Supply Voltage
DQ ₀ -DQ ₇	Data Input/Outputs	Vpp	Program Supply Voltage
ŌĒ (Ġ)	Output Enable Input	GND	Ground
		NC	No Internal Connect


^{*}Also available in a 32-pin rectangular Plastic Leaded Chip Carrier.

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number formed by a combination of:

- b. **Speed Option**
- c. Package Type d. Temperature Range
- Optional Processing



Valid Com	Valid Combinations						
AM27C010-105	DC, DCB						
AM27C010-120	DC, DCB, DI,						
AM27C010-125	DIB, LC, LI						
AM27C010-150	DC, DCB, DE,						
AM27C010-200	DEB, DI, DIB, LC, LCB, LI,						
AM27C010-255	LIB, LE, LEB						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.




ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Optional Processing



Valid Comb	inations
AM27C010-105	
AM27C010-120	
AM27C010-125	
AM27C010-150	PC, JC, PI, JI
AM27C010-200	
AM27C010-255	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- **Speed Option**
- C. Device Class
- d. Package Type e. Lead Finish



Valid Combinations					
AM27C010-120					
AM27C010-150	DVA DUA				
AM27C010-200	/BXA, /BUA				
AM27C010-250					

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION

Erasing the Am27C010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C010

Upon delivery, or after each erasure, the Am27C010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C010 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the VPP pin, \overline{CE} and \overline{PGM} are at V_{IL} and \overline{OE} is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at Vcc = 6.25 V and Vpp = 12.75 V. After the final address is completed, all bytes are compared to the original data with Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C010s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C010 may be common. A TTL low-level program pulse applied to an Am27C010 \overline{CE} input with V_{PP} = 12.75 \pm 0.25 V, \overline{PGM} LOW, and \overline{OE} HIGH will program that Am27C010. A high-level \overline{CE} input inhibits the other Am27C010s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C010.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C010 has a CMOS standby mode which reduces the maximum Vcc current to $100\,\mu\text{A}$. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27C010 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the out-

put capacitance loading of the device. At a minimum, a 0.1 μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode Pins		CE	ŌĒ	PGM	Ao	A ₉	Vpp	Outputs
Read		VıL	VIL	Х	Х	Х	Х	Dout
Output Disabl	le	VıL	ViH	Х	Х	Х	Х	High Z
Standby (TTL)		ViH	Х	Х	Х	Х	Х	High Z
Standby (CM	Standby (CMOS)		Х	Х	Х	Х	Х	High Z
Program		VIL	Vін	VIL	Х	Х	Vpp	Din
Program Veri	fy	VIL	VIL	Vін	Х	Х	V _{PP}	Dout
Program Inhibit		ViH	Х	Х	Х	Х	Vpp	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	Х	VIL	Vн	Х	01H
	Device Code	VIL	VIL	Х	ViH	Vн	Х	OEH

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{16} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to +125°C
All Other Products -65 to +150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A9, VPP, and

Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the devices at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, A₉ and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. A₉ and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

V_{CC} for Am27C010-XX5 +4.75 to +5.25 V V_{CC} for Am27C010-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
	MOS Inputs						
Vон	Output HIGH Voltage	Іон = -400 μΑ	2.4		٧		
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	V	
VIL	Input LOW Voltage			-0.5	+0.8	V	
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μА	
			E/M Devices		1.0	μА	
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	μА	
			E/M Devices		10	μΛ	
Icc1	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz	C/I Devices		30	mA	
		louт = 0 mA (Open Outputs)	E/M Devices		60	,	
Icc2	Vcc Standby Current	CE = VIH	C/I Devices		1.0	mA	
			E/M Devices		1.0	,`\	
IPP1	VPP Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} =		100	μА		
CMOS Inpu	ıts						
Vон	Output HIGH Voltage	Іон = −400 μА		2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	>	
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	VIN = 0 V to +Vcc	C/I Devices		1.0	μА	
			E/M Devices		1.0	μΑ	
llo	Output Leakage Current	Vout = 0 V to +Vcc	C/I Devices		10	μА	
			E/M Devices		10	μΛ	
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz,	C/I Devices		30	mA	
		lout = 0 mA (Open Outputs)	E/M Devices		60	IIIA	
lcc2	Vcc Standby Current	$\overline{CE} = Vcc \pm 0.3 V$	C/I Devices		100		
			E/M Devices		100	μA	
IPP1	VPP Current During Read (Note 6)	CE = OE = VIL, VPP =	Vcc		100	μА	



CAPACITANCE (Notes 2, 3, & 7)

Parameter			CDV032 CLV032		032		
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	10	12	8	10	pF
Cour	Output Capacitance	Vout = 0 V	12	15	9	12	pF

Notes:


- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C010 must not be removed from, or inserted into, a socket or board when Vcc or Vpp is applied.
- 5. Icc1 is tested with \overline{OE} = VIH to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. TA = +25°C, f = 1 MHz.
- During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4) (for APL products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

					Am27C010					
JEDEC	Standard	Parameter Description	Test Conditions		-105	-120, -125	-150	-200	-250, -255	Unit
tavov	tacc	Address to	7E 7E V	Min.						
		Output Delay	CE = OE = VIL	Max.	100	120	150	200	250	ns
telav	tce	Chip Enable	~= v	Min.						ns
		to Output Delay	OE = VIL	Max.	100	120	150	200 25	250	ns
tgLQV	toe	Output Enable to	CE = VIL	Min.	-	-	_	_	-	
		Output Delay	CE = VIL	Max.	50	50	65	75	100	ns
tgHQZ or Outpu HIGH, w comes fi Output F	Chip Enable HIGH or Output Enable HIGH, whichever		Min.	0	0	0	0	0		
		comes first, to Output Float (Note 2)		Max.	35	35	35	40	40	ns
taxox	tон	Output Hold from		Min.	0	0	0	0	0	
Addresses, CE, OE, whichever occurred first	OE, whichever		Max.	-	-	-	-	_	ns	


- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C010 must not be removed from, or inserted into, a socket when VPP or Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 n
 - Input Pulse Levels: 0.45 to 2.4 V
 - Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
 Outputs: 0.8 V and 2 V.

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORM



Notes:

10205-007B

- 1. $\overline{\text{OE}}$ may be delayed up to tACC-TOE after the falling edge of $\overline{\text{CE}}$ without impact on tACC.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.




Figure 1. Flashrite Programming Flow Chart

2–108 Am27C010

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
ViL	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	lo _L = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Ioн = -400 μA	2.4		٧
Vн	A ₉ Auto Select Voltage		11.5	12.5	٧
Icc	Vcc Supply Current (Program & Verify)			50	mA
IPP	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
Vpp	Flashrite Programming Voltage		12.5	13.0	>

SWITCHING PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
t DZGL	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
t GHAX	tah	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tghaz	t DFP	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh1	tpw	PGM Initial Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t ELPL	tces	CE Setup Time	2		μs
tgLav	to _E	Data Valid from OE		150	ns

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C010, a $0.1~\mu F$ capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

INTERACTIVE AND FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

10205-009A

1. The input timing reference level is 0.8 V for V_{IL} and 2 V for V_{IH} .

2. toe and topp are characteristics of the device, but must be accommodated by the programmer.



Am27H010

1 Megabit (131,072 x 8-Bit) High Speed CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Industry's fastest
 - -45ns 1 megabit CMOS EPROM
- Pin compatible with Am27C010
- High speed Flashrite[™] programming
 - -Typically less than 30 seconds

- Versions available in industrial and military temperature ranges
- ± 10% power supply tolerance available

GENERAL DESCRIPTION


The Am27H010 is an ultra-high speed 1 megabit CMOS UV EPROM. It utilizes the standard JEDEC pinout making it functionally compatible with the Am27C010, but with significantly faster access capability. This superior random access capability results from a focused high-speed design implemented with AMD's advanced CMOS process technology. This offers users bipolar speeds with higher density, lower cost and proven reliability.

This device is ideal for use with the fastest processors. At 45ns, the Am27H010 completely eliminates performance-draining wait states without using bank-interleaving and caching techniques. Designers may take full advan-

tage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM. Typical applications include laser printers, switching networks, graphics, workstations and digital signal processing.

The Am27H010 supports AMD's Flashrite programming algorithm which allows the entire chip to be programmed in typically less than 30 seconds.

It is available in DIP as well as surface mount packages and is offered in commercial, industrial, and extended temperature ranges.



12750-001A


PRODUCT SELECTOR GUIDE


Family Part No.	Am27H010			
Ordering Part No:				
V _{cc} ± 5%	-45V05		_	-90V05
V _{cc} ± 10%	-45	-55	-70	-9 0
Max. Access Time (ns)	45	55	70	90
CE (E) Access Time (ns)	45	55	70	90
OE (G) Access Time (ns)	20	25	35	40

Publication# 12750 Rev. C Amendment /0 Issue Date: March 1991

CONNECTION DIAGRAMS

Top View





12750-002A

12750-003A

Note:

JEDEC nomenclature is in parentheses.

* Also available in 32-pin rectangular plastic leaded chip carrier

PIN DESCRIPTION

 $A_0 - A_{16} = Address Inputs$

CE (E) = Chip Enable Input

DQ_o-DQ₁ = Data Inputs/Outputs

OE(G) = Output Enable Input

PGM (P) = Program Enable Input

V_{cc} = V_{cc} Supply Voltage

V_{PP} = Program Supply Voltage

GND = Ground

NC = No Internal Connection

LOGIC SYMBOL




ORDERING INFORMATION Standard Information

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination)

is formed by a combination of: a. Device Number b. Speed Option

- c. Package Type d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM27H010-45	DO DOD DI DID			
AM27H010-45V05	DC, DCB, DI, DIB, LC, LI, LCB, LIB			
AM27H010-90V05				
AM27H010-55	DC, DCB, DE, DEB, DI, DIB, LC, LCB, LI, LIB, LE, LEB			
AM27H010-70				
AM27H010-90				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

ORDERING INFORMATION OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations			
AM27H010-55			
AM27H010-70	PC. JC		
AM27H010-90]		
AM27H010-90V05			

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.



ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option
- c. Device Class
- d. Package Type e. Lead Finish



Valid Combinations				
AM27H010-55				
AM27H010-70	/BXA, /BUA			
AM27H010-90				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27H010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H010 to an ultraviolet light source. A dosage of 30 W seconds/cm² is required to completely erase an Am27H010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 30 to 40 minutes. The Am27H010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27H010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27H010

Upon delivery, or after each erasure, the Am27H010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27H010 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \, \text{V}$ is applied to the V_{pp} pin, \overline{CE} and \overline{PGM} is at V_{IL} , and \overline{OE} is at V_{IR} . For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashnite programming algorithm programs and verifies at V_{cc} = 6.25 V and V_{pp} = 12.75 V. After the final address is completed, all bytes are compared to the original data with V_{cc} = V_{pp} = 5.25 V.

Program Inhibit

Programming of multiple Am27H010s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27H010 may be common. A TTL low-level program pulse applied to an Am27H010 $\overline{\text{CE}}$ input with $V_{pp} = 12.75 \pm 0.25$ V, $\overline{\text{PGM}}$ is LOW, and $\overline{\text{OE}}$ HIGH will program that Am27H010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27H010 from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the Am27H010.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line $A_{_{9}}$ of the Am27H010. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{_{0}}$ from V $_{_{\parallel L}}$ to V $_{_{\parallel L}}$. All other address lines must be held at V $_{_{\parallel L}}$ during auto select mode.

Byte 0 ($A_o = V_{\mu}$) represents the manufacturer code, and byte 1($A_o = V_{\mu}$), the device identifier code. For the Am27H010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ $_{\gamma}$) defined as the parity bit.

Read Mode

The Am27H010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Assuming that addresses are stable, address access imme $(t_{\rm Acc})$ is equal to the delay from \overline{CE} to output $(t_{\rm CE})$. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs $t_{\rm OE}$ after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{\rm Acc}-t_{\rm OE}$.

Standby Mode

The Am27H010 has a standby mode which reduces the maximum $V_{\rm cc}$ current to 50% of the active current. It is placed in standby mode when $\overline{\rm CE}$ is at $V_{\rm IH}$. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H010 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in



their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a mini-

mum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{cc} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{cc} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	A _o	A,	V _{pp}	Outputs
Read		V _{IL}	V _{IL}	х	х	x	V _{IH}	D _{out}
Output Disable		V _{IL}	V _{IH}	x	x	x	V _{IH}	Hi-Z
Standby		V _{IH}	Х	х	х	х	V _{IH}	Hi-Z
Program		V _{IL}	V _{IH}	V _{IL}	х	X	V _{PP}	D _{IN}
Program Verify	Program Verify		V _{IL}	V _{iH}	х	X	V _{PP}	D _{out}
Program Inhibit	l	V _{IH}	Х	х	х	Х	V _{PP}	Hi-Z
Auto Select	Manufacturer Code	V _{IL}	V _{IL}	х	V _{IL}	V _H	V _{cc}	O1H
(Note 3 & 5)	Device Code	V _{IL}	V _{IL}	x	V _{IH}	V _H	V _{cc}	OEH

- 1. V_H =12.0 V ± 0.5 V
- 2. X = Either V_{III} or V_{II}
- 3. $A_1 A_8 = A_{10} A_{16} = V_{iL}$
- 4. See DC Programming Characteristics for V_{pp} voltage during programming.
- 5. The Am27H010 uses the same Flashrite algorithm during program as the Am27C010.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

OTP product -65 to 125°C All other products -65 to 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A₉, V_{pp}, and

 $\begin{array}{ccc} V_{cc} & -0.6 \text{ to } V_{cc} + 0.5 \text{ V} \\ \text{A}_{\text{e}} \text{ and } V_{\text{pp}} & -0.6 \text{ to } 13.5 \text{ V} \\ V_{cc} & -0.6 \text{ to } 7.0 \text{ V} \end{array}$

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- 1. Minimum DC voltage on input or I/O is -0.5 V. During transitions, the inputs may overshoot GND to -2.0V for periods of up to 10 ns. Maximum DC voltage on input and I/O is $V_{\rm cc}$ +0.5 V which may overshoot to $V_{\rm cc}$ +2.0 V for periods up to 20 ns.
- For A_q and V_{pp} the minimum DC input is -0.5 V. During transitions, A_q and V_{pp} may overshoot GND to -2.0 V for periods of up to 10 ns. A_q and V_{pp} must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_c) 0 to +70°C

Industrial (I) Devices

Case Temperature (T_c) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (T_c) ~55 to +125°C

Military (M) Devices

Case Temperature (T_c) -55 to +125°C

Supply Read Voltages:

V_{cc} for Am27H010-XXV05 +4.75 to + 5.25 V

V_{cc} for Am27H010-XX +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Condi	Test Conditions		Max.	Unit
V _{oH}	Output HIGH Voltage	I _{OH} = -4 mA		2.4		٧
V _{oL}	Output LOW Voltage	I _{oL} = 12 mA			0.45	٧
V _{IH}	Input HIGH Voltage (Note 9)			2.0	V _{cc} + 0.5	V
V _{IL}	Input LOW Voltage (Note 9)				+ 0.8	V
l _u	Input Load Current	V _{IN} = 0 V to + V _{CC}	$V_{IN} = 0 V to + V_{CC}$			μА
I _{LO}	Output Leakage Current	V _{out} = 0 V to + V _{cc}	V _{out} = 0 V to + V _{cc}		10	μА
	W 4.11 0 .141 . 5)	CE = V _{IL} , f = 10 MHz	C Devices		50	
CC1	V _{cc} Active Current (Note 5)		I/E/M Devices		60	mA
		C Devices		25		
ccs	V _{cc} Standby Current	CE = V _{IH}	I/E/M Devices		35	mA
l _{PP1}	V _{PP} Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} = V	V _{cc}		100	μА



DC CHARACTERISTICS (Cont.)

Capacitance (Notes 2, 3, and 7)

Parameter Symbol	Parameter	Test	CDV032		CLV032		
	Description	Conditions	Тур.	Max.	Тур.	Max.	Unit
C _{IN1}	Address Input Capacitance	V _{IN} = 0 V	6	10	6	9	pF
C _{in2}	OE Input Capacitance	V _{IN} = 0 V	10	12	7	9	рF
C _{IN3}	CE Input Capacitance	V _{IN} = 0 V	10	10	7	9	pF
C _{out}	Output Capacitance	V _{out} = 0 V	8	12	6	9	pF

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27H010 must not be removed from (or inserted into) a socket when V_{cc} or V_{pp} is applied.
- 5. I_{cc1} is tested with $\overline{OE} = V_{in}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of I_{cc} and I_{pp}.
- 7. $T_A = +25^{\circ}C$, f = 1 MHz.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 10 ns. Maximum DC Voltage on output pins is V_{cc} +0.5 V which may overshoot to V_{cc} +2.0 V for periods less than 10 ns.
- 9. Tested under static DC conditions.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, & 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are specified unless otherwise noted)


Parameter Symbols						Am	27H010		
<u> </u>	Standard	Parameter Description	Test Conditions		-45V05, -45	- -55	- -70	-90V05, -90	Unit
tavov	t _{ACC}	Address to Output Delay	CE = OE = V _{IL} ,	Min.	_	-	_	_	
			$C_L = C_{L_1}$	Мах.	45	55	70	90	ns
t _{ELQV}	t _{ce}	Chip Enable to Output	<u>OE</u> = V _{IL} ,	Min.	_	_	_	_	
		Delay	$C_L = C_{L_1}^{\prime\prime\prime}$	Max.	45	55	70	90	ns
t _{GLOV}	t _{oe}	Output Enable to	CE = V _{IL} ,	Min.	-	-	-	_	
		Output Delay	$C_L = C_{L_1}^{1}$	Max.	20	25	35	40	ns
		Chip Enable HIGH or	$C_1 = C_{12}$	Min.	0	0	0	0	
t _{GHQZ}	t _{DF} (Note 2)	Output Enable HIGH, Whichever Comes First, to Output Float	O _L = O _{L2}	Мах.	20	25	35	40	ns
		Output Hold from Addresses, CE, or OE,		Min.	0	0	0	0	
TAXOX	t _{oн}	Whichever Occured First		Мах.	-	_	_	-	ns

Notes:


- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27H10 must not be removed from (or inserted into) a socket or board when V_{pp} or V_{cc} is applied.
- Output Load: 1 TTL gate and C = C_L
 Input Rise and Fall Times: 5 ns
 Input Pulse Levels: 0 to 3 V

Timing Measurement Reference Level - 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤5 ns.

12750-005A




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



OE may be delayed up to t_{ACC}- t_{OE} after the falling edge of CE without impact on t_{ACC}.
 t_{DF} is specified from OE or CE, whichever occurs first.

Please refer to the Am27C010 data sheet for Programming Information.

Am27HB010

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) Burst Mode CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- **■** High speed
 - 50 ns random access
 - 15 ns burst access
- No burst boundary
- No burst limit
- Pin compatible with Am27C010

- Supports all "Burst" microprocessors
 - Am29000 compatible
- Single + 5 V power supply
- ± 10% power supply tolerance available
- High speed Flashrite™ programming
 - Typically less than 30 seconds

GENERAL DESCRIPTION

The Am27HB010 is a 1 megabit ultraviolet erasable programmable read-only memory. It is organized as 128K words by 8 bits per word. Two modes are available to access the data. Random access mode is selected by placing $V_{\rm IH}$ on the $V_{\rm PP}/\overline{\rm BURST}$ pin and this allows full random access to the data. Burst access is selected by placing $V_{\rm IL}$ on the $V_{\rm PP}/\overline{\rm BURST}$ pin which allows high speed access to sequential data. Burst mode may be entered without regard to page or word boundaries and may be sustained all the way up to the physical device boundary (128K bytes) if required.


The Am27HB010 is ideal for use with the fastest processors due to the high speed random access time. This de-

vice also achieves maximum performance with all of today's "burstable" processors due to the extremely fast burst mode access time. Designers may take full advantage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM.

The Am27HB010 is programmed using AMD's Flashrite™ programming algorithm which allows the entire chip to be programmed typically in less than 30 seconds.

This device is available in 32-pin windowed DIP as well as surface mount packages and is offered in commercial, industrial and extended temperature ranges.

BLOCK DIAGRAM





PRODUCT SELECTOR GUIDE

Family Part No.	Am27HB010					
Vcc±5%	-50V05	-60V05				
Vcc ±10%	-50	-60	-90			
Max Access Time (ns)	50	60	90			
Burst Access (ns)	15	20	30			
CE (E) Access (ns)	50	60	90			
OE (G) Access (ns)	15	20	30			

Publication # 14970 Rev. B Amendment /0

CONNECTION DIAGRAMS Top View





14970-002B 14970-003B

Note:


JEDEC nomenclature is in parenthesis

*Also available in a 32-pin PLCC.

PIN DESCRIPTION

A0-A16	Address Inputs	PGM (P)	Program Enable Input
CE (E)	Chip Enable Input	Vcc	Vcc Supply Voltage
DQ₀-DQ7 ŌĒ (Ğ)	Data Input/Outputs Output Enable Input	V _{PP} /BURST	Program Supply Voltage & Burst Enable
CLK	Clock	GND	Ground
		NC	No Internal Connection

LOGIC SYMBOL




14970-004B



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b.
- Speed Option
 Package Type
 Temperature Range C. d.
- e. Optional Processing



Valid Combinations				
	DC, DCB, DI, DIB,			
AM27HB010-50V05	LC, LI, LCB, LIB			
AM27HB010-60	DC, DCB, DE, DEB, DI, DIB,			
	LC, LCB, LI, LIB, LE, LEB			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION **OTP Products (Preliminary)**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:


a. Device Number

b. Speed Option

c. Package Type

d. Temperature Range

e. Optional Processing



Valid Combinations				
AM27HB010-60				
AM27HB010-60V05	PC, JC			
AM27HB010-90				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Optionc. Device Class
- d. Package Type e. Lead Finish



Valid Combinations				
AM27HB010-60	DVA DUA			
AM27HB010-90	/BXA, /BUA			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION

Erasing the Am27HB010

In order to clear all locations of their programmed contents, it is necessary to expose the Am27HB010 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27HB010. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å) — with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27HB010 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27HB010, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27HB010 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27HB010

Upon delivery, or after each erasure, the Am27HB010 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27HB010 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the VPP pin, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at VIL, and $\overline{\text{OE}}$ is at VIH. For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \, V$ and $V_{PP} = 12.75 \, V$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \, V$.

Program Inhibit

Programming of multiple Am27HB010s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27HB010 may be common. A TTL low-level program pulse applied to an Am27HB010 $\overline{\text{CE}}$ input with V_{PP} = 12.75 \pm 0.25 V, $\overline{\text{PGM}}$ is LOW, and $\overline{\text{OE}}$ HIGH will program that Am27HB010. A high-level $\overline{\text{CE}}$ input inhibits the other Am27HB010 from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27HB010.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₀ of the Am27HB010. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27HB010, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Random Read Mode

The Am27HB010 has three control functions that must be logically satisfied in order to obtain random access data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Vpp/BURST must be at Vih. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Initial Burst Access

The Am27HB010 will enter the burst-mode when both V_{PP}/BURST and \overline{CE} are at logic '0'. The last pin to switch from V_{IH} to V_{IL} (either V_{PP}/BURST or \overline{CE}), will determine the exact entry into the burst-mode. At this time the addresses (A₀-A₁₆) are latched internally to the device for the remainder of the burst access. There are no boundary address conditions for entering the burst-mode. The access time for the initial access is measured from when the addresses (A₁ - A₁₆) are stable. The delay in A₀ will have no effect on access speed as long as the conditions listed in Switching Characteristics are met.

Burst Read Mode

After the initial access, sequential bytes of data may be accessed by toggling the A₀/CLK signal. Data will be available in the specified burst access time. There are no minimum or maximum amounts of data required for a burst. The device will perform a one byte burst or continue to the physical end of the device, 128K if required.



The device will also wrap around and go to the very beginning of the memory once the physical boundary of the device is reached. To exit burst mode, VPP/BURST is toggled from VIL to VIH.

Burst Suspend Mode

Burst mode may be suspended by removing CE while $V_{PP}/BURST$ is still at V_{IL} . To resume burst mode, $V_{PP}/BURST$ remains at V_{IL} while CE is re-asserted. Data will then be available within the burst access time.

Standby Mode

The Am27HB010 has a TTL standby mode which reduces the maximum Vcc current to 20% of the active current. It is placed in standby mode when $\overline{\text{CE}}$ and V_{PP}/ $\overline{\text{BURST}}$ is at V_{IH}. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27HB010 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current. The Vcc DC current can further be decreased to 1 mA by placing all inputs at steady CMOS logic levels.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

a		46	CA	ect	Ta	-	-
n	ı	ue.	26		10		

Mode	Pins	CE	ŌĒ	PGM	A ₀ /CLK	A9	VPP/BURST	Outputs
Read	Read		VIL	Х	Х	Х	ViH	Dout
Output Disat	ole	VIL	Vін	X	Х	X	Х	Hi-Z
Standby		ViH	Х	Х	Х	Х	Vıн	Hi-Z
BURST Ena	ble	VIL	VIL	Х	Х	X	VIL	Dout
BURST Sus	BURST Suspend (Note 7)		ViH	Х	Х	Х	VIL	Hi-Z
BURST Sus	pend (Note 7)	ViH	VIL	X	Х	X	VIL	Dout
BURST Rea	d	VIL	VIL	Х	L-H	Х	VIL	Douт
Program		VIL	ViH	VIL	Х	X	Vpp	Din
Program Ver	rify	VIL	VIL	ViH	X	Х	Vpp	Dout
Program Inh	ibit	ViH	Х	Х	Х	Х	Vpp	Hi-Z
Auto Select	Manufacturer Code	VIL	VIL	×	VIL	VH	Viн	01H
(Notes 3 & 5)	Device Code	VIL	VIL	Х	ViH	Vн	ViH	0EH

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIL or VIH (cannot exceed VCC + 0.5 V)
- 3. $A_1 A_8 = A_{10} A_{16} = VIL$
- See DC Programming Characteristics for VPP voltage during programming.
- 5. The Am27HB010 uses the same Flashrite algorithm during program as the Am27C010.
- 6. $V_{IL} < 0.8 \text{ V}$; $V_{IH} > 2.0 \text{ V}$
- BURST suspend is entered only when CE toggles from VIL to VIH during Burst Mode operation.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP product -65 to +125°C
All other products -65 to +150°C

Ambient Temperature

may affect device reliability.

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A₉, V_{PP}, and

Vcc (Note 1) -0.6 to Vcc +0.6 V A₉ and V_{PP} (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the device at these limits or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods

Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 10 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods of up to 10 ns.
- During transitions, Ag and VPP may overshoot GND to -2.0 V for periods of up to 10 ns. Ag and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

V_{CC} for Am27HB010-XXV05 +4.75 to +5.25 V V_{CC} for Am27HB010-XX +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	lон = -4 mA		2.4		٧
Vol	Output LOW Voltage	lot = 12 mA (C Devices) lot = 10 mA (I Devices) lot = 8 mA (E/M Devices)			0.45	٧
Vін	Input HIGH Voltage (Note 9)			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage (Note 9)			-0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to Vcc +	1.0		μΑ	
llo	Output Leakage Current	Vоит = 0 V to + Vc		10	μА	
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 10 MHz	C/I Devices		100	mA
		lout = 0 mA (Open Outputs)	E/M Devices		120	IIIA
lcc2	Vcc Standby Current (TTL)	CE = VIH VPP/BURST = VIH	C/I Devices		25	mA
			E/M Devices		35	
Іссз	Vcc Standby Current (CMOS)	CE = V _{CC} - 0.3 V to V _{CC} + 0.5 V V _{PP} /BURST = V _{CC} - 0.3 V to V _{CC} + 0.5 V			1.0	mA
lpp1	VPP Current During Read (Note 6)	CE = OE = VIL, VPF	e = Vcc		100	μΑ

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CD	CLV			
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
CIN1	Address Input Capacitance	Vin = 0 V	6	12	6	12	рF
CIN2	V _{PP} Input Capacitance	VIN = 0 V	12	20	12	20	pF
Соит	Output Capacitance	Vout = 0 V	10	15	8	15	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: The Am27HB010 must not be removed from (or inserted into) a socket when VPP or VCC is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP1.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the inputs may overshoot to -2.0 V for periods less than 10 ns.
 Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 10 ns.
- 9. Tested under static DC conditions.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

Parameter Symbols				Am	27HB01	0	
JEDEC	Standard	Parameter Description	Test Conditions	-50 -50V05	-60 -60V05	-90	Unit
tavov	tacc	Address Access Time	CE = OE = VIL, CL = CL1	50	60	90	ns
	TBACC	Burst Access Time	$\overline{CE} = \overline{OE} = V_{PP}/\overline{BURST} \cdot V_{IL},$ $C_L = C_{L1}$	15	20	30	ns
telav	tce	Chip Enable to Output Delay	$\overline{OE} = V_{IL}, C_L = C_{L1}$	50	60	90	ns
tgLav	toe	Output Enable to Output Delay	\overline{CE} = V _{IL} , C _L = C _{L1}	15	20	30	ns
tgнаz	t _{DF} (Note 2)	Output Enable to Output Float	CE = V _{IL} , C _L = C _{L2}	10	15	25	ns
	tset	Address Setup to BURST or CE Enable	CE = VIL, CL = CL1	10	15	25	ns
	thold	Address Hold to BURST or CE Enable	CE = V _{IL} , C _L = C _{L1}	0	0	0	ns
	tBCLKLOW	Minimum Low Time for for A₀ to Start BURST	CE = OE = Vpp/BURST VIL, CL = CL1	10	15	20	ns
	tBSUSPS	BURST Suspend Setup Time	Vpp/BURST = V _{IL} , C _L = C _{L1}	10	15	25	ns
	tBSUSPH .	BURST Suspend Hold Time	Vpp/BURST = V _{IL} C _L = C _L 1	10	15	25	ns
	tBRES	BURST Resume Setup Time	Vpp/BURST = V _I L, C _L = C _L 1	10	15	25	ns
	TBTERMCLK	BURST Terminate Setup to A ₀ /CLOCK Time	V _{PP} / BURST = V _{IH} , C _L = C _{L1}	10	15	25	ns
	t BCLK	Minimum CLOCK HIGH Time (Note 7)	CE = OE = Vpp/BURST = Vil., CL = CL1	6	8	13	ns
	tвськв	Minimum CLOCK LOW Time (Note 7)	CE = OE = Vpp/BURST = VIL, CL = CL1	6	8	13	ns

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27HB010 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C = CL

Input Rise and Fall Times: 3 ns for -50; 5 ns for -60; 7 ns for -90

Input Pulse Levels: 0 to 3 V

Timing Measurement Reference Level: 1.5 V for inputs and outputs

- 5. Transient Input Low Voltages to -2.0 V with 10 ns duration at the 50% amplitude point are permitted.
- 6. To guarantee Initial Burst Access, tseT + tBCLKLOW + tHOLD ≥ tACC.
- Burst clocks should have 50% duty cycle. Clock skews are allowed as long as minimum tBCLK and tBCLKB specifications
 are met and tBACC = tBCLK + tBCLKB.




KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING TEST CIRCUIT




SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 for a logic "0". Input pulse rise and fall times are < 3 ns for -50; < 5 ns for -60; and < 7 for -90.

2-132 Am27HB010

SWITCHING WAVEFORMS (Read Timings—Random Access Mode)




Notes:

- 1. $\overline{\text{OE}}$ may be delayed up to tacc-toe after the falling edge of $\overline{\text{CE}}$ without impact on tacc.
- 2. toF is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.


14970-007B

SWITCHING WAVEFORMS (Burst Mode)



14970-008B

PROGRAMMING FLOW CHART



14970-009B

2-134 Am27HB010

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.3	0.8	٧
Viн	Input HIGH Level		2.0	Vcc + 0.5	٧
Val	Output LOW Voltage During Verify	loL = 12 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	lон = -4 mA	2.4		٧
Vн	As Auto Select Voltage		11.5	12.5	٧
lcc3	Vcc Supply Current (Program & Verify)			50	mA
IPP2	VPP Supply Current (Program)	CE = VIL, OE = VIH		50	mA
Vcc ₁	Supply Voltage		6.00	6.50	٧
VPP	Programming Voltage		12.5	13.0	٧


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
TAVEL	tas	Address Setup Time	2		μs
t DZGL	toes	OE Setup Time	2		μs
t DVEL	tos	Data Setup Time	2		μs
t GHAX	tah	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tghoz	tdfp	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
t ELEH1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t ELPL	tces	CE Setup Time	2		μs
tgLav	toe	Data Valid from OE		75	ns

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27HB010, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.



PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

14970-010B

1. The input timing reference level is 0.8 for a V_{IL} and 2 V for a V_{IH} .

2. toe and toep are characteristics of the device but must be accommodated by the programmer.

Am27C100



1Megabit (131,072 x 8-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- EIAJ 32-pin DIP package
- Pinout compatible with 28-pin ROM
- Fast access time
 - 100 ns
- Low power consumption
 - 100 μA typical standby current

- High speed Flashrite[™] programming
- Single + 5 V power supply
- ± 10% power supply tolerance available
- Latch-up protected to 100 mA from -1 V to V_{cc} + 1 V

GENERAL DESCRIPTION

The Am27C100 is a 1 megabit ultraviolet erasable programmable read-only memory. The 32 pin EIAJ pinout is compatible with 28 pin megabit ROMs. The memory is organized as 128K words by 8 bits per word, operates from a single + 5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and plastic one time programmable (OTP) packages.


Any byte can be accessed in less than 120 ns, allowing operation with many high-performance microprocessors without any WAIT states. The Am27C100 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls,

thus eliminating bus contention in a multiple bus micro-processor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C100 supports AMD's Flashrite programming algorithm (0.1 ms pulses) resulting in typical programming times of less than 30 seconds.

BLOCK DIAGRAM



12566-001A


PRODUCT SELECTOR GUIDE

Family Part No.	Am27C100						
Ordering Part Number: V _∞ ± 5%	-105	-125	-155	,	-255		
V _{cc} ± 10%		-120	-150	-200			
Max. Access Time (ns)	100	120	150	200	250		
CE (E) Access Time (ns)	100	120	150	200	250		
OE (G) Access Time (ns)		50	65	75	100		

Publication# 12566 Rev. B Amendment /0 issue Date: March 1991

CONNECTION DIAGRAM

Top View




12566-002A

Note:

1. JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION

A₀-A₁₆ Address Inputs

CĚ(Ē) Chip Enable Input $DQ_0-DQ_7 =$ Data Input/Outputs OE(G) Output Enable Input PGM (P) Program Enable Input V_{cc} Supply Voltage

V_{cc} V_{PP} GND Program Supply Voltage

Ground

NC No Internal Connect




ORDERING INFORMATION

Standard Information

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is

formed by a combination of:

- a. Device Number b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Con	nbinations
AM27C100-105	DC, DCB
AM27C100-120	
AM27C100-125	DO DOD DI
AM27C100-150	DC, DCB, DI, DIB
AM27C100-155	UID
AM27C100-200	
AM27C100-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.


ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is

formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Typed. Temperature Range
- e. Optional Processing



1 Megabit (128K x 8) CMOS ROM compatible OTP EPROM

Valid Combinations						
AM27C100-125						
AM27C100-155	PC PC					
AM27C100-200]					
AM27C100-255						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Erasing the Am27C100

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C100 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C100. This dosage can be obtained by exposure to an ultraviolet Lampwavelength of 2537 Angstroms (Å)—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C100 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C100, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C100 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C100

Upon delivery, or after each erasure, the Am27C100 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27C100 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the V_{PP} pin, \overline{CE} and \overline{PGM} is at V_{IL}, and \overline{OE} is at V_{IL}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at V_{cc} = 6.25 V and V_{pp} = 12.75 V. After the final address is completed, all bytes are compared to the original data with V_{cc} = V_{pp} = 5.25 V.

Program Inhibit

Programming of multiple Am27C100s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C100s may be common. A TTL low-level program pulse applied to an Am27C100 \overline{CE} input with $V_{pp} = 12.75 \pm 0.25 \text{ V}$, \overline{PGM} is LOW, and \overline{OE} HIGH will program that Am27C100. A high-level \overline{CE} input inhibits the other Am27C100s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overrightarrow{OE} and \overrightarrow{CE} at V_{IL} , \overrightarrow{PGM} at V_{IR} , and V_{DR} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the Am27C100.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A_{p} of the Am27C100. Two identifier bytes may then be sequenced from the device outputs by toggling address line A_{p} from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{\mu}$) represents the manufacturer code, and byte 1($A_0 = V_{\mu}$), the device identifier code. For the Am27C100, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C100 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC}-t_{OE}$.

Standby Mode

The Am27C100 has a CMOS standby mode which reduces the maximum $V_{\rm cc}$ current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{\rm cc} \pm 0.3$ V. The Am27C100 also has a TTL-standby mode which reduces the maximum $V_{\rm cc}$ current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{\rm H}.$ When in stand-by mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between $V_{\rm cc}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be used between V_{cc} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	A _o	A ₉	V _{PP}	Outputs
Read		V _{IL}	V _{IL}	Х	Х	Х	Х	D _{out}
Output Disab	ole	V _{IL}	V _{IH}	Х	Х	Х	Х	Hi-Z
Standby (TTI	L)	V _{IH}	Х	Х	Х	Х	х	Hi-Z
Standby (CM	IOS)	$V_{cc} \pm 0.3 V$	Х	Х	Х	Х	х	Hi-Z
Program		V _{IL}	V _{IH}	V _{IL}	Х	Х	V _{pp}	D _{IN}
Program Ver	Program Verify		V _{IL}	V _{IH}	Х	Х	V _{PP}	D _{out}
Program Inhi	Program Inhibit		Х	Х	Х	Х	V _{PP}	Hi-Z
Auto Select	Manufacturer Code	V _{IL}	V _L	Х	V _{IL}	V _H	Х	01H
(Note 3)	Device Code	V _{IL}	> :L	Х	V _{IH}	V _H	Х	0DH

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. $X = \text{Either V}_{\text{IH}} \text{ or V}_{\text{IL}}$ 3. $A_1 A_8 = A_{10} A_{16} = V_{\text{IL}}$
- 4. See DC Programming Characteristics for V_{PP} voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

OTP products -65 to 125°C
All other products -65 to 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A, Vpp, and

 $\begin{array}{lll} V_{cc} \ (\text{Note 1}) & -0.6 \ \text{to} \ V_{cc} + 0.6 \ \text{V} \\ A_{\text{p}} \ \text{and} \ V_{\text{pp}} \ (\text{Note 2}) & -0.6 \ \text{to} \ 13.5 \ \text{V} \\ V_{cc} & -0.6 \ \text{to} \ 7.0 \ \text{V} \end{array}$

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions, the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{cc} + 2.0 V for periods up to 20 ns.
- During transitions, A_p and V_{pp} may overshoot GND to -2.0 V for periods of up to 20 ns. A_p and V_{pp} must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_c) 0 to +70°C

Industrial (i) Devices

Case Temperature (T_c) -40 to +85°C

Supply Read Voltages:

 $\begin{array}{lll} \mbox{V}_{\infty} \mbox{ for Am27C100-XX5} & +4.75 \mbox{ to } +5.25 \mbox{ V} \\ \mbox{V}_{\infty} \mbox{ for Am27C100-XX0} & +4.50 \mbox{ to } +5.50 \mbox{ V} \end{array}$

Operating ranges define those limits between which the

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, and 8) $\,$

Parameter					
Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA	2.4		٧
V _{oL}	Output LOW Voltage	I _{OL} = 2.1 mA		0.45	٧
V _{IH}	Input HIGH Voltage		2.0	V _{cc} + 0.5	V
V _{IL}	Input LOW Voltage		- 0.5	+ 0.8	V
l _{Li}	Input Load Current	$V_{IN} = 0 V to + V_{CC}$		1.0	μΑ
اره	Output Leakage Current	$V_{OUT} = 0 V to + V_{CC}$		10	μΑ
l _{oc1}	V _{cc} Active Current	$\overline{CE} = V_{IL}$, f =5 MHz $I_{OUT} = 0$ mA		30	mA
	(Note 5)	(Open Outputs)	ļ		
I _{CC2}	V _{cc} Standby Current	CE = V _{IH}		1.0	mA
l _{PP1}	V _{PP} Current During Read	$\overline{CE} = \overline{OE} = V_{iL}, V_{pp} = V_{cc}$		100	μΑ
	(Note 6)				
CMOS In	puts				
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Uni
V _{OH}	Output HIGH Voltage	Ι _{οΗ} = - 400 μΑ	2.4		٧
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	1	0.45	٧
V _{IH}	Input HIGH Voltage		$V_{cc} - 0.3$	V _{cc} + 0.3	٧
V _{IL}	Input LOW Voltage		- 0.5	+ 0.8	٧
l _u	Input Load Current	$V_{IN} = 0 V to + V_{CC}$		1.0	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to + V _{CC}		10	μΑ
I _{cc1}	V _{cc} Active Current	CE = V _{IL} , f = 5 MHz		30	mA
'CC1			I		
'CC1	(Note 5)	I _{out} = 0 mA (Open Outputs)		1 1	
l _{cc2}	(Note 5) V _{cc} Standby Current	$I_{OUT} = 0$ mA (Open Outputs) $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$		100	μA
	<u> </u>			100	μA μA

CAPACITANCE (Notes 2, 3, and 7)

Parameter			CDV		
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
C _{IN}	Address	V _{IN} = 0 V	12	14	pF
	Input Capacitance				
C _{out}	Output Capacitance	V _{OUT} = 0 V	14	17	pF

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27C100 must not be removed from (or inserted into) a socket when V_{cc} or V_{pp} is applied.
- 5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
 6. Maximum active power usage is the sum of I_{CC} and I_{PP} .
- 7. $T_A = +25$ °C, f = 1 MHz.
- 8. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on input pins may overshoot to V_{cc} + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

Parameter		Am27C100								
	nbols Standard	Parameter Description	Test Condition		-105	-120, -125	-150, -155	-200	-255	Unit
t _{avov}	t _{ACC}	Address to	CE = OE = V _{IL}	Min.		_	-	-		
	Output Delay		Мах.	100	120	150	200	250	ns	
t _{ELQV}	t _{ce}	Chip Enable to	OE = V _{IL}	Min.		_	-	_	-	
		Output Delay		Мах.	100	120	150	200	250	ns
t _{GLQV}	t _{o∈}	Output Enable to	CE = V _{IL}	Min.		-	-	-	-	
		Output Delay		Мах.	50	50	65	75	100	ns
t _{EHQZ}	t _{DF}	Chip Enable HIGH or Output Enable HIGH,		Min.		0	0	0	0	
t _{GHQZ}	(Note 2)			Мах.	35	35	35	40	40	ns
		Output Hold from		Min.	0	0	0	0	0	
t _{AXQX}	t _{oH}	Addresses, CE, or OE, Whichever Occurred First		Max.		-	-	-	_	ns

Notes:

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C100 must not be removed from (or inserted into) a socket or board when V_{pp} or V_{cc} is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$


Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level - Inputs:


Inputs: 0.8 to 2.0 V Outputs: 0.8 to 2.0V

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM



 $C_L = 100 \text{ pF}$ including jig capacitance.




AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

10205A-004A

10205B-009A




KEY TO SWITCHING WAVEFORMS




KS000010

SWITCHING WAVEFORMS



- 1. $\overline{\text{OE}}$ may be delayed up to \mathbf{t}_{ACC} - \mathbf{t}_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on \mathbf{t}_{ACC} .
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.



10205B-008A

Figure 1. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS (T_A = +25°C \pm 5°C) (Notes 1, 2, and 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
l _u	Input Current (All Inputs)	$V_{IN} = V_{IL}$ or V_{IH}		10.0	μА
V _{IL}	Input LOW Level (All Inputs)		- 0.3	0.8	٧
V _{IH}	Input HIGH Level		2.0	V _{cc} + 0.5	٧
V _{OL}	Output LOW Voltage During Verify	I _{oL} = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	I _{OH} = - 400 μA	2.4		٧
V _H	A, Auto Select Voltage		11.5	12.5	V
I _{cc}	V _{cc} Supply Current (Program & Verify)			50	mA
I _{PP}	V _{PP} Supply Current (Program)	CE = V _{IL} , \overline{OE} = V _{IH}		30	mA
V _{cc}	Supply Voltage		6.00	6.50	٧
V _{pp}	Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$) (Notes 1, 2, and 3)

Parameter Symbol					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
t _{AVEL}	t _{as}	Address Setup Time	2		μs
t _{ozgl}	t _{oes}	OE Setup Time	2		μs
t _{DVEL}	t _{os}	Data Setup Time	2		μs
t _{GHAX}	t _{AH}	Address Hold Time	0		μs
t _{EHDX}	t _{on}	Data Hold Time	2		μs
t _{GHQZ}	t _{DFP}	Output Enable to Output Float Delay	0	130	ns
t _{vPS}	t _{vps}	V _{pp} Setup Time	2		μs
t _{ELEH1}	t _{pw}	PGM Program Pulse Width	95	105	μs
t _{vcs}	t _{vcs}	V _{cc} Setup Time	2		μs
t _{ELPL}	t _{ces}	CE Setup Time	2		μs
t _{GLQV}	t _{oe}	Data Valid from OE		150	ns

- V_{cc} must be applied simultaneously or before V_{pp}, and removed simultaneously or after V_{pp}.
 When programming the Am27C100, a 0.1 μF capacitor is required across V_{pp} and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

Flashrite PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



- 1. The input timing reference level is 0.8 V for $V_{_{IL}}$ ans 2.0 V for a $V_{_{IH}}$.

 2. $t_{_{OE}}$ and $t_{_{DFB}}$ are characteristics of the device but must be accommodated by the programmer.



Am27C1024

1 Megabit (65,536 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High Speed Flashrite™ programming
- Fast access time 100 ns
- Low power consumption:
 - 100 µA maximum standby current
- Programming voltage: 12.75 V
- Single +5-V power supply

- JEDEC-approved 40-pin DIP and 44 pad LCC pinouts
- **■** ±10% power supply tolerance available
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V

GENERAL DESCRIPTION

The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. The x16 organization makes the Am27C1024 ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus

eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming times of less than 20 seconds.

BLOCK DIAGRAM




06780-001E

PRODUCT SELECTOR GUIDE

Family Part No.		1	Am27C102	4	
Ordering Part No:					
±5% Vcc Tolerance	-105	-125			-255
±10% Vcc Tolerance		-120	-150	-200	-250
Max. Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	75	100

Publication# 06790 Rev. F Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS



*Also available in a 44-Pin Plastic Leaded Chip Carrier.

Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. Don't use (DU) for PLCC.

LOGIC SYMBOL PIN DESCRIPTION A0-A15 Vcc Address Inputs Vcc Supply Voltage CE (E) Vpp Chip Enable Input Program Supply Voltage DQ₀-DQ₁₅ CE (E) DQ₀-DQ₁₅ **GND** Data Input/Outputs Ground PGM (P) OE (G) NC OE (G) Output Enable Input No Internal Connect PGM (P) 06780-004E Program Enable Input No External Connect




ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Optional Processing



Valid Combinations					
AM27C1024-105	DC, DCB, DI, DIB,				
AM27C1024-125	LC, LCB, LI, LIB				
AM27C1024-120	DC, DCB, DI,				
AM27C1024-150	DIB, DE, DEB,				
AM27C1024-200	LCB, LIB, LE,				
AM27C1024-255	LEB, LC, LI				


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number b. Speed Option c. Package Type d. Temperature Range e. Optional Processing



1 Megabit (64K x 16) CMOS OTP EPROM

Valid Combinations			
AM27C1024-200	DC IC DI II		
AM27C1024-255	PC, JC, PI, JI		

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.




MILITARY ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- Speed Option Device Class b.
- Package Type Lead Finish d.



Valid Combinations				
AM27C1024-120				
AM27C1024-150	/BQA. /BUA			
AM27C1024-200	/BQA, /BUA			
AM27C1024-250				

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{PP} pin, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \text{ V}$ and $V_{PP} = 12.75 \text{ V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 \overline{CE} input with V_{PP} = 12.75 \pm .25 V and \overline{PGM} LOW will program that Am27C1024. A high-level \overline{CE} input inhibits the other Am27C1024s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overrightarrow{OE} and \overrightarrow{CE} , at V_{IL}, PGM at V_{IH}, and V_{PP} between 12.75 V \pm .25 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tAcc – toe.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum Vcc current to 100 μA . It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27C1024 also has a TTL-standby mode which reduce the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a



common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of

these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and.GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μ F bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE	ŌĒ	PGM	Ao	A9	Vpp	Outputs
Read		VIL	VIL	ViH	Х	Х	Vcc	Dout
Output Disabl	e	VIL	ViH	ViH	Х	Х	Vcc	High Z
Standby (TTL)	ViH	Х	Х	Х	Х	Vcc	High Z
Standby (CM	OS)	Vcc ± 0.3 V	Х	Х	Х	Х	Vcc	High Z
Program		VIL	Х	VıL	Х	Х	Vpp	Din
Program Veri	fy	VIL	VIL	Vін	Х	Х	Vpp	Douт
Program Inhibit		Vін	Х	Х	Х	Х	Vpp	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	Vін	VIL	Vн	Vcc	01H
	Device Code	VIL	VIL	Vін	ViH	Vн	Vcc	8CH

Notes:

- 1. X can be either V_{IL} or V_{IH}
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{15} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to +125°C
All Other Products -65 to +150°C
Ambient Temperature
with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except A9, VPP, and

Vcc (Note 1) -0.6 to Vcc +0.6 V A₉ and V_{PP} (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, A9 and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C1024-XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C1024-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
	MOS Inputs					
Vон	Output HIGH Voltage	loн = -400 μA		2.4		٧
Val	Output LOW Voltage	loL = 2.1 mA			0.45	٧
VIH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.5	+0.8	>
lu	Input Load Current	VIN = 0 V to Vcc	C/I Devices		1.0	μА
			E/M Devices		5.0	μο.
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	μА
			E/M Devices	ļ	10	μ.
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	mA
		lout = 0 mA (Open Outputs)	E/M Devices		60	1112
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA
	OE = VIL		E/M Devices		1.5	IIIA
IPP1	VPP Supply Current (Read)	CE = OE = VIL, VPF	e = Vcc		100	μΑ
CMOS Inpu	ıts					
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
Vін	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
VIL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	VIN = 0 V to Vcc	C/I Devices		1.0	
		E/M Devices			5.0	μΑ
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	
			E/M Devices		10	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	4
	,	lout = 0 mA (Open Outputs)	E/M Devices		60	mA
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V	C/I Devices		100	μА
			E/M Devices			
IPP1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = VIL, VPP = VCC			100	μА

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CD	V040	CLV	044	
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	6	10	6	9	pF
CIN2	OE Input Capacitance	VIN = 0 V	10	12	7	9	рF
C _{IN3}	CE & PGM Input Capacitance	VIN = 0 V	10	12	7	9	pF
Соит	Output Capacitance	Vout = 0 V	8	14	6	9	pF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods less than 20 ns.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

							Am2	7C1024		
JEDEC	Standard	Parameter Description	Test Conditions	3	-105	-120, -125	-150	-200	-255, -250	Unit
tavqv	tacc	Address to	CE = OE = VII	Min.						
		Output Delay	CE = OE = VIL	Мах.	100	120	150	200	250	ns
tELQV	tce	Chip Enable	OF V	Min.						
		to Output Delay	OE = VIL	Мах.	100	120	150	200	250	ns
tGLQV	toe	Output Enable to	CE = VIL	Min.						
		Output Delay	OL - VIL	Max.	50	50	65	75	100	ns
tehaz,	tDF	Output Enable		Min.	0	0	0	0	0	
tghqz		HIGH to Output Float (Note 2)		Мах.	40	50	55	60	60	ns
taxox	tон	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	
		OE, whichever occurred first		Max.						ns

Notes:


- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V.

SWITCHING TEST WAVEFORM




AC Testing: Input are driven at 2.4 V for a Logic "1" and 0.45 for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORM



Notes:

06780-007E

- 1. \overline{OE} (\overline{G}) may be delayed up to tacc-toe after the falling edge of \overline{CE} (\overline{E}) without impact on tacc.
- 2. $\overline{\text{DF}}$ is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Read Cycle

PROGRAMMING FLOW CHART




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I LI	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μА
ViL	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	lo _L = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Ioн = -400 μA	2.4		٧
Vн	As Auto Select Voltage		11.5	12.5	٧
Іссз	Vcc Supply Current (Program & Verify)			50	mA
IPP2	VPP Supply Current (Program)	CE = VIL, OE = VIH		50	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
Vpp	Flashrite Programming Voltage		12.5	13.0	٧


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

	meter ibols				
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tdzgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
t GHAX	tан	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tghaz	t _{DFP}	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t ELPL	tces	CE Setup Time	2		μs
tglav	to _E	Data Valid from OE		150	ns

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C1024, a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

06780-009E

- 1. The input timing reference level is 0.8 for V_{IL} and 2 V for V_{IH} .
- 2. toE and toFP are characteristics of the device, but must be accommodated by the programmer.

Am27C020

Advanced Micro Devices

2 Megabit (262,144 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption:
 - 20 µA typical CMOS standby current
- **■** JEDEC-approved pinout
 - plug in upgrade of 1 Megabit EPROM
 - easy upgrade from 28-pin JEDEC EPROMs
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - typical programming time of 30 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Compact 32-pin DIP package requires no hardware change for upgrades to 8 megabits
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C020 is a 2 megabit, ultraviolet erasable programmable read-only memory. It is organized as 256K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C020 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C020 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming times of 30 seconds.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE


Family Part No.	Am27C020				
Ordering Part No:					
±5% Vcc Tolerance	-105	-125			-255
±10% Vcc Tolerance		-120	-150	-200	-250
Max. Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	75	100

Publication# 11507 Rev. C Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS Top View

DIP

32 VPP [Vcc A₁₆ 2 31 PGM (P) A₁₅ 30 A₁₇ A₁₂ 29 A14 A7 A13 28 A₆ ∏ A8 6 27 26 A9 A₅ 25 A11 A4 [9 24 **□** 0€(G) A3 [23 A10 A2 [10 A1 [11 22 TE (E) D DQ7 Αo 12 DQ₀ 13 20 DQ6 DQ₁ 14 19 DQ5 DQ₂ 15 18 D DQ4 GND [16 DQ₃




LCC*

Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. The 32-pin DIP to 32-pin LCC configuration varies from the JEDEC 28-pin DIP to 32-pin LCC configuration.
- *Also available in a 32-pin rectangular Plastic Leaded Chip Carrier.

11507-003B

LOGIC SYMBOL



PIN DESCRIPTION

A0-A17	Address Inputs
CE (E)	Chip Enable Input
DQ ₀ –DQ ₇	Data Input/Outputs
ŌĒ (Ġ)	Output Enable Input
PGM (P)	Program Enable Input
Vcc	Vcc Supply Voltage
Vpp	Program Supply Voltage
GND	Ground




ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
 c. Package Type
 d. Temperature Range
- **Optional Processing**



Valid Combinations					
AM27C020-105	DC, DCB, DI,				
AM27C020-120	020-120 DIB, LC, LCB,				
AM27C020-125	LI, LIB				
AM27C020-150	DC, DCB, DE,				
AM27C020-200	DEB, DI, DIB, LC, LCB, LI,				
AM27C020-255	LIB, LE, LEB				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.




ORDERING INFORMATION OTP Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option

- c. Package Type
 d. Temperature Range
 e. Optional Processing



Valid Combinations				
AM27C020-125				
AM27C020-150	DO 10 DI 11			
AM27C020-200	PC, JC, PI, JI			
AM27C020-255				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.


MILITARY ORDERING INFORMATION **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

- c. Device Class
- d. Package Type e. Lead Finish



Valid Combinations				
AM27C020-150				
AM27C020-200	/BXA, /BUA			
AM27C020-250				

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION

Erasing the Am27C020

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C020 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C020. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C020 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C020, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C020 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C020

Upon delivery, or after each erasure, the Am27C020 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C020 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the VPP pin, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL} and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C020. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = VPP = 5.25 V.

Program Inhibit

Programming of multiple Am27C020s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C020 may be common. A TTL low-level program pulse applied to an Am27C020 $\overline{\text{CE}}$ input with $V_{PP} = 12.75 \pm 0.25 \text{ V}$, $\overline{\text{PGM}}$

LOW, and \overline{OE} HIGH will program that Am27C020. A high-level \overline{CE} input inhibits the other Am27C020s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} at V_{IL} , \overline{PGM} at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C020.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A9 of the Am27C020. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C020, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C020 has a CMOS standby mode which reduces the maximum Vcc current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C020 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE	ŌĒ	PGM	A ₀	A9	Vpp	Outputs
Read		VIL	VIL	Х	Х	Х	Х	Dout
Output Disab	le	VIL	ViH	Х	Х	Х	Х	High Z
Standby (TTL)		Vıн	Х	Х	Х	Х	Х	High Z
Standby (CMOS)		Vcc ± 0.3 V	Х	Х	Х	Х	Х	High Z
Program		VIL	ViH	VIL	Х	Х	Vpp	DiN
Program Verify		VIL	VIL	ViH	Х	Х	Vpp	Douт
Program Inhibit		ViH	Х	Х	Х	Х	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	Х	VIL	Vн	Х	01H
(Note 3)	Device Code	VIL	VIL	Х	ViH	Vн	Х	97H

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X can be either VIL or VIH
- 3. $A_1 A_8 = A_{10} A_{17} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature: **OTP Products** -65 to +125°C All Other Products -65 to +150°C Ambient Temperature with Power Applied -55 to +125°C Voltage with Respect to Ground: All pins except A₉, V_{PP}, and -0.6 to Vcc +0.6 V Vcc (Note 1) A₉ and V_{PP} (Note 2) -0.6 to 13.5 V Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- During transitions, A₉ and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. A₉ and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (i) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc for Am27C020-XX5 +4.75 to +5.25 V Vcc for Am27C020-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am27C020 2-173



DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

		PRELIMINARY					
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
TTL and NI	MOS			·			
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	V	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μА	
			E/M Devices		1.0	μΛ	
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices	<u> </u>	5.0	μА	
			E/M Devices		5.0		
Icc ₁	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		30	mA	
		lout = 0 mA (Open Outputs)	E/M Devices		60		
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA	
		OE = VIL	E/M Devices		1.0		
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = VIL, VPP =	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$		100	μΑ	
CMOS							
Vон	Output HIGH Voltage	Ioн = -400 μA		Vcc - 0.8		٧	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			0.7 Vcc	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
İLI	Input Load Current	Vin = 0 V to +Vcc	C/I Devices		1.0	μА	
			E/M Devices		1.0	μ.,	
llo	Output Leakage Current	Vout = 0 V to +Vcc	C/I Devices		5.0	μА	
			E/M Devices		5.0	μΑ	
Icc ₁	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		30	mA	
		lout = 0 mA (Open Outputs)	E/M Devices		60		
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	C/I Devices		100	μΑ	
			E/M Devices		100		
l _{PP1}	VPP Supply Current (Read) (Note 6)	CE = OE = V _{IL} , V _{PP} = V _{CC}			100	μА	




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CD	V032	CLV	032	
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C020 must not be removed from, or inserted into, a socket or board when Vcc or Vpp is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. $T_A = +25^{\circ}C$, f = 1 MHz.
- During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns.
 Maximum DC voltage on output pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4) (for APL products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)


			PRI	ELIMINAR	Υ					
	ameter						Am	27C020		
	mbols Standard	Parameter Description	Test Conditions	3	-105	-120, -125	-150	-200	-250, -255	Unit
tavqv	tacc	Address to	<u> </u>	Min.						
		Output Delay	CE = OE = VIL	Max.	100	120	150	200	250	ns
telav	tCE	Chip Enable	<u> </u>	Min.						ns
		to Output Delay	OE = VIL	Мах.	100	120	150	200	250	115
tGLQV	toe	Output Enable to	CE = VIL	Min.						
		Output Delay	CE = VIL	Max.	50	50	65	75	100	ns
tehaz, tghaz	t _{DF} (Note 2)	Chip Enable HIGH or Output Enable		Min.	0	0	0	0	0	ns
		HIGH, whichever comes first, to Output Float		Max.	40	40	50	60	60	113
taxqx	tон	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	ns
		OE, whichever occurred first		Max.						

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C020 must not be removed from, or inserted into a socket or board when VPP or Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V.

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORM



Notes:

10205-005B

- 1. OE may be delayed up to tACC-tOE after the falling edge of CE without impact on tACC.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

PROGRAMMING FLOW CHART




Figure 2. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

	PRELIMINARY							
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit			
lu	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	μΑ			
VIL	Input LOW Level (All Inputs)		-0.5	0.8	٧			
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧			
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧			
Vон	Output HIGH Voltage During Verify	Іон = −400 μА	2.4		٧			
V _H	A ₉ Auto Select Voltage		11.5	12.5	٧			
Icc	Vcc Supply Current (Program & Verify)			50	mA			
Ірр	V _{PP} Supply Current (Program)	CE = VIL, OE = VIH		30	mA			
Vcc	Flashrite Supply Voltage		6.00	6.50	٧			
V _{PP}	Flashrite Programming Voltage		12.5	13.0	٧			


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

	PRELIMINARY						
	meter ibols						
JEDEC	Standard	Parameter Description	Min.	Max.	Unit		
tavel	tas	Address Setup Time	2		μs		
tdzgl	toes .	OE Setup Time	2		μs		
tovel	tos	Data Setup Time	2		μs		
tghax	tан	Address Hold Time	0		μs		
t EHDX	tон	Data Hold Time	2		μs		
tghaz	t DFP	Output Enable to Output Float Delay	0	130	ns		
tvps	tvps	V _{PP} Setup Time	2		μs		
t ELEH	tpw	PGM Program Pulse Width	95	105	μs		
tvcs	tvcs	Vcc Setup Time	2		μs		
t ELPL	tces	CE Setup Time	2		μs		
tglav	to _E	Data Valid from OE		150	ns		

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C020, a 0.1 μ F capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

10205-006B

- 1. The input timing reference level is 0.8 V for VIL and 2 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.



Am27C2048

2 Megabit (131,072 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 100 ns
- Low power consumption
 - 25 µA typical CMOS standby current
- **■** JEDEC-approved pinout
 - plug in upgrade of 1 Megabit EPROM
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - typical programming time of 15 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C2048 is a 2 megabit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C2048 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports AMD's Flash-rite programming algorithm (100 µs pulses) resulting in typical programming times of 15 seconds.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Family Part No.	Am27C2048				
Ordering Part No:					
±5% Vcc Tolerance	-105	-125	1		-255
±10% Vcc Tolerance		-120	-150	-200	-250
Max. Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	75	100

Publication# 11407 Rev. C Amendment/0
Issue Date: March 1991


CONNECTION DIAGRAMS



Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. Don't use (DU) for PLCC.
- *Also available in a 44-Pin Plastic Leaded Chip Carrier.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{16}$ Address Inputs CE (E) Chip Enable Input $DQ_0 - DQ_{15} =$ Data Inputs/Outputs OE (G) **Output Enable Input** PGM (P) Program Enable Input Vcc Supply Voltage Vcc VPP **Program Supply Voltage**

GND Ground


NC No Internal Connect DU No External Connect

ORDERING INFORMATION EPROM Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option

- c. Package Type d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM27C2048-105	DC, DCB, DI,				
AM27C2048-120	DIB, LC, LCB,				
AM27C2048-125	LI, LIB				
AM27C2048-150	DC, DCB, DE,				
AM27C2048-200	DEB, DI, DIB, LC, LCB, LI,				
AM27C2048-255	LIB, LE, LEB				


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing formed by a combination of:



Valid Combinations					
AM27C2048-125					
AM27C2048-150					
AM27C2048-155	PC, JC, PI, JI				
AM27C2048-200					
AM27C2048-255					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Device Classd. Package Typee. Lead Finish



Valid Combinations	
AM27C2048-150	
AM27C2048-200	/BQA, /BUA
AM27C2048-250	

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C2048

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C2048 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C2048. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 µW/cm² for 15 to 20 minutes. The Am27C2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C2048, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C2048

Upon delivery, or after each erasure, the Am27C2048 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C2048 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the VPP pin, and $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μ s programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C2048. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = VPP = 5.25 V.

Program Inhibit

Programming of multiple Am27C2048s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C2048 may be common. A TTL low-level program pulse applied to an Am27C2048 $\overline{\text{CE}}$ input with VPP = 12.75 \pm 0.25 V and $\overline{\text{PGM}}$ LOW will program that Am27C2048. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C2048 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} , at V_{IL} , PGM at V_{IH} , and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C2048.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C2048. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C2048, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcc). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27C2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C2048 also has a TTL-standby mode which reduce the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V $_{IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:



- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising

and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	Ao	A9	Vpp	Outputs
Read	Read		VIL	X	Х	Х	Х	Douт
Output Disable		VIL	ViH	Х	Х	Х	Х	High Z
Standby (TTL	Standby (TTL)		Х	Х	Х	Х	Х	High Z
Standby (CM	Standby (CMOS)		Х	Х	Х	Х	Х	High Z
Program		VIL	Х	VIL	Х	Х	Vpp	Din
Program Veri	fy	ViL	VIL	ViH	Х	Х	Vpp	Douт
Program Inhit	Program Inhibit		Х	Х	Х	Х	Vpp	High Z
Auto Select	Manufacturer Code	VIL	VIL	Х	VIL	Vн	Х	01H
(Note 3)	Device Code	ViL	VIL	Х	VıH	Vн	Х	98H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{16} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature:
OTP Products
All Other Products
Ambient Temperature
with Power Applied
Vcc (Note 1)

As and Vpp (Note 2)

-65 to +125°C
-65 to +125°C
-55 to +125°C
-55 to +125°C
-66 to Vcc +0.6 V
-0.6 to Vcc +0.6 V
-0.6 to 13.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

-0.6 to 7.0 V

Notes:

Vcc

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, A9 and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

Case Temperature (Tc)

Commercial (C) Devices

0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

V_{CC} for Am27C2048-XX5 +4.75 to +5.25 V V_{CC} for Am27C2048-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

		PRELIMINARY					
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
TTL and N	MOS						
Vон	Output HIGH Voltage	Ioн = -400 μA		2.4		V	
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μА	
			E/M Devices		1.0	μΛ	
lLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		5.0	μА	
			E/M Devices		5.0	,	
lcc ₁	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	mA	
,		lout = 0 mA (Open Outputs)	E/M Devices		60		
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0	mA	
'	·		E/M Devices		1.0		
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = VIL, VPF	e = Vcc		100	μА	
CMOS							
Vон	Output HIGH Voltage	Юн = −400 μА		Vcc - 0.8		٧	
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			0.7 Vcc	Vcc + 0.5	٧	
ViL	Input LOW Voltage			-0.5	+0.8	٧	
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0		
			E/M Devices		1.0	μΑ	
lto	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		5.0		
			E/M Devices		5.0	μА	
Icc1	Vcc Active Current	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	mA	
	(Notes 5 & 9)	louτ = 0 mA (Open Outputs)	E/M Devices		60	.,,,,	
Icc2	Vcc Standby Current	$\overline{CE} = Vcc \pm 0.3 V$	C/I Devices		100	_ μΑ	
			E/M Devices		150	۱ سر	
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = VIL, VPP = VCC			100	μА	






Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CD	CDV044		044	
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C2048 must not be removed from, or inserted into, a socket or board when Vcc or Vpp is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. Ta = 25°C, f = 1 MHz.
- 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

			PR	ELIMINAR	Υ					
	ameter						Am	7C2048		
JEDEC	mbols Standard	Parameter Description	Test Conditions	3	-105	-120, -125	-150	-200	-250, -255	Unit
tavqv	tacc	Address to	5E 5E V	Min.						
		Output Delay	CE = OE = VIL	Max.	100	120	150	200	250	ns
telov	tce	Chip Enable	05 V	Min.						
		to Output Delay	OE = VIL	Max.	100	120	150	200	250	ns
tglqv	toe	Output Enable to	CE = VIL	Min.						
		Output Delay	OC = VIC	Мах.	50	50	65	75	100	ns
tehqz, tghqz	tDF (Note 2)	Chip Enable HIGH or Output Enable		Min.	0	0	0	0	0	ns
		HIGH, whichever comes first, to Output Float		Max.	40	40	50	60	60	115
taxox	tон	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	ns
		OE, whichever occurred first		Max.						113


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C2048 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$, Input Rise and Fall Times: 20 ns,

Input Pulse Levels: 0.45 to 2.4 V,


Timing Measurement Reference Level—Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V.

SWITCHING TEST WAVEFORM




AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORM



Notes:

10205-005A

- 1. \overline{OE} (\overline{G}) may be delayed up to tacc-toe after the falling edge of \overline{CE} without impact on tacc.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

PROGRAMMING FLOW CHART




Figure 2. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

	PRELIMINARY										
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit						
lu	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	μА						
ViL	Input LOW Level (All Inputs)		-0.5	0.8	٧						
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧						
Vol	Output LOW Voltage During Verify	lo _L = 2.1 mA		0.45	٧						
Vон	Output HIGH Voltage During Verify	Іон = -400 μΑ	2.4		٧						
VH	A ₉ Auto Select Voltage		11.5	12.5	٧						
Icc	Vcc Supply Current (Program & Verify)			50	mA						
Ірр	V _{PP} Supply Current (Program)	CE = VIL, OE = VIH		50	mA						
Vcc	Flashrite Supply Voltage		6.00	6.50	٧						
V _{PP}	Flashrite Programming Voltage		12.5	13.0	٧						


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

		PRELIMINARY			
	meter ibols				
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
t _D zgl	toes .	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
t GHAX	tah	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tgнаz	tofp	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telpl	tces	CE Setup Time	2		μs
tglav	to _E	Data Valid from OE		150	ns

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. When programming the Am27C2048, a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.



FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

10205-006B

- 1. The input timing reference level is 0.8 for VIL and 2 V for VIH.
- 2. toE and tDFP are characteristics of the device, but must be accommodated by the programmer.

Am27C040

Advanced Micro Devices

4 Megabit (524,288 x 8-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 20 µA typical CMOS standby current
- JEDEC-approved pinout
 - plug in upgrade of 1 Megabit and 2 Megabit EPROMs
 - easy upgrade from 28-pin JEDEC EPROMs
- Single + 5 V power supply
- ± 10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - typical programming time of less than 3 minutes
- Latch-up protected to 100 mA from −1 V to V_{cc} + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages require no hardware change for upgrades to 8 megabits
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION


The Am27C040 is a 4 megabit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single + 5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) con-

trols, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in typical programming times of less than 3 minutes.



14971-0014

Publication# 14971 Rev. B Amendment /0 lesue Date: March 1991





PRODUCT SELECTOR GUIDE

Family Part No.		Am27C040						
Ordering Part Number								
V _{cc} ± 5%	-95	-125	-155		-255			
V _{cc} ± 10%	-90	-120	-150	-200	-250			
Max. Access Time (ns)	90	120	150	200	250			
CE (E) Access Time (ns)	90	120	150	200	250			
OE (G) Access Time (ns)	40	50	65	75	100			

CONNECTION DIAGRAMS

Top View






14971-003A

Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. The 32-Pin DIP to 32-Pin LCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin LCC configuration.
- * Also available in 32-pin rectangular plastic leaded chip carrier.

LOGIC SYMBOL




PIN DESCRIPTION

 $\begin{array}{lll} A_0-A_{18} &= \text{Address Inputs} \\ \hline \overline{CE} \ (\overline{E})/\overline{PGM} \ (\overline{P}) &= \text{Chip and Program Enable Input} \\ \hline DQ_0-DQ_7 &= \text{Data Inputs/Outputs} \\ \hline \overline{OE} \ (\overline{G}) &= \text{Output Enable Input} \\ \hline V_{CC} &= V_{CC} \ \text{Supply Voltage} \\ \hline V_{PP} &= \text{Program Supply Voltage} \\ \hline GND &= \text{Ground} \\ \end{array}$

ORDERING INFORMATION **EPROM Products**

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Cor	Valid Combinations								
AM27C040-90	DC, DCB, LC, LCB								
AM27C040-95	DC, DCB, LC, LCB								
AM27C040-120	DC, DCB, DI, DIB,								
AM27C040-125	LC, LCB, LI, LIB								
AM27C040-150	DC, DCB, DE,								
AM27C040-200	DEB, DI, DIB, LC, LCB, LI,								
AM27C040-255	LIB, LE, LEB								

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.



ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations						
AM27C040-150	50.10					
AM27C040-155	PC, JC,					
AM27C040-200	PI, JI					
AM27C040-250						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.




ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option
- c. Device Class
- d. Package Type





Valid Combinations				
AM27C040-150				
AM27C040-200	/BXA, /BUA			
AM27C040-250				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly-released combinations.

Group A Tests

Group A tests consist of Subgroups 1,2,3,7,8,9,10,11.

For other Surface Mount Package options, contact NVD Military Marketing.

FUNCTIONAL DESCRIPTION Erasing the Am27C040

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 µW/cm² for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C040 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C040

Upon delivery or after each erasure the Am27C040 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C040 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{eq} pin, \overline{CE} is at V_{u} , and \overline{OE} is at V_{u} .

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at $V_{\rm CC}=6.25$ V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{\rm CC}=V_{\rm PP}=5.25$ V.

Program Inhibit

Programming of multiple Am27C040 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040 \overline{CE} input with $V_{pp}=12.75\pm0.25$ V, and \overline{OE} HIGH will program that Am27C040. A high-level \overline{CE} input inhibits the other Am27C040 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IH} and V_{ob} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C±5°C ambient temperature range that is required when programming the Am27C040.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line $A_{\rm p}$ of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{\rm p}$ from V $_{\rm IL}$ to V $_{\rm IH}$. All other address lines must be held at V $_{\rm II}$ during auto select mode.

Byte 0 ($A_0 = V_{tt}$) represents the manufacturer code, and byte 1($A_0 = V_{tt}$), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₂) defined as the parity bit.

Read Mode

The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC}-t_{OE}$.

Standby Mode

The Am27C040 has a CMOS standby mode which reduces the maximum V_{cc} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{cc} \pm 0.3$ V. The Am27C040 also has a TTL-standby mode which reduces the maximum V_{cc} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{\rm IH}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{cc} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between V_{cc} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE/PGM	ŌĒ	A _o	A ₉	V _{PP}	Outputs
Read	Read		V _{IL}	Х	X	Х	D _{out}
Output Disable		V _{IL}	V _{IH}	Х	Х	Х	Hi-Z
Standby (TT	L)	V _{IH}	Х	Х	Х	Х	Hi-Z
Standby (CM	Standby (CMOS)		X	Х	Х	Х	Hi-Z
Program	Program		V _{IH}	Х	Х	V _{pp}	D _{IN}
Program Vei	rify	V _{IH}	V _{IL}	Х	X	V _{PP}	D _{out}
Program Inh	Program Inhibit		V _{IH}	Х	Х	V _{PP}	Hi-Z
Auto Select (Note 3)	Manufacturer Code	V _{IL}	V _{IL}	V _{IL}	V _H	х	01H
(11010 0)	Device Code	V _{IL}	V _{IL}	V _{IH}	V _H	X	9BH

- 1. $V_H = 12.0 \pm 0.5 \text{ V}$
- 2. $X = Either V_{IH} or V_{IL}$
- 3. $A_1 A_8 = A_{10} A_{18} = V_{11}$
- 4. See DC Programming Characteristics for V_{PP} voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

OTP products -65° to +125°C
All other products -65° to +150°C

Ambient Temperature

with Power Applied -55° to +125°C

Voltage with Respect to Ground:

 $\begin{array}{ll} \text{All pins except A}_{\text{9}}, \, \text{V}_{\text{PP}}, \, \text{V}_{\text{CC}} & -0.6 \text{ to V}_{\text{CC}} + 0.6 \text{ V} \\ \text{(Note 1)} & \\ \text{A}_{\text{9}} \text{ and V}_{\text{PP}} & -0.6 \text{ to } +13.5 \text{ V} \\ \text{(Note 2)} & \\ \text{V}_{\text{CC}} & -0.6 \text{ to } +7.0 \text{ V} \end{array}$

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions, the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input may overshoot to V_{cc} + 2.0 V for periods of up to 20 ns.
- During transitions, A₉ and V_{PP} may overshoot GND to -2.0 V for periods of up to 20 ns. A₉ and V_{PP} must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_c) 0° to +70°C

Industrial (I) Devices

Case Temperature (T_c) -40° to +85°C

Extended Commercial (E) Devices

Case Temperature (T_c) -55° to +125°C

Military (M) Devices

Case Temperature (T_c) -55° to +125°C

Supply Read Voltages:

V_{cc} for Am27C040-XX5 +4.75 to +5.25 V V_{cc} for Am27C040-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, and 8)

(for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

TTL and NMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA		2.4		٧
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	٧
V _{IH}	Input HIGH Voltage			2.0	V _{cc} + 0.5	V
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧
	Input Load Current	$V_{\rm IN} = 0 \text{ V to } + V_{\rm CC}$	C/I Devices		1.0	
I _{L I}	Input Load Current		E/M Devices		5.0	μА
	Outrot Lastrana Comment		C/I Devices		5.0	μА
I _{LO}	Output Leakage Current	$V_{OUT} = 0 V to + V_{CC}$	E/M Devices		10.0	μл
1	V _{cc} Active Current	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$	C/I Devices		40	mA
¹ cc ₁	(Notes 5, 9)	(Open Outputs)	E/M Devices		60	ma
I _{CC2}	V _{cc} Standby Current	CE = V _{IH}	C/I Devices		1.0	mA
			E/M Devices		1.0	IIIA
I _{PP1}	V _{PP} Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} =	V _{cc}		100	μА

CMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA		$V_{cc} - 0.8 V$		٧	
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	٧	
V _{IH}	Input HIGH Voltage			0.7 V _{cc}	V _{cc} + 0.5	٧	
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧	
l _{Li}	Input Load Current	V _{IN} = 0 V to +V _{CC}	C/I Devices		1.0	μА	
		E/M Devices			5.0		
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to +V _{CC}	C/I Devices		5.0	μА	
			E/M Devices		10.0	μΛ	
I _{CC1}	V _{cc} Active Current (Notes 5, 9)	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$	C/I Devices		40	mA	
	((Open Outputs)	E/M Devices		60		
Iccs	V _{cc} Standby Current	$\overline{CE} = V_{cc} \pm 0.3 \text{ V}$	C/I Devices		100	Α	
			E/M Devices		100	μА	
l _{PP1}	V _{PP} Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} =	V _{cc}		100	μА	




Figure 1. Typical Supply Current vs. Frequency $V_{cc} = 5.0 \text{ V}, \ T = 25^{\circ}\text{C}$

14791-004B

CAPACITANCE (Notes 2, 3, and 7)

Parameter Paramete	Parameter	Test	CD	/032	CLV	/032	
Symbol		Conditions	Тур.	Max.	Тур.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0 V	10	12	8	10	pF
C _{out}	Output Capacitance	V _{OUT} = 0 V	12	15	9	12	pF

- 1. V_{cc} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27C040 must not be removed from (or inserted into) a socket when V_{cc} or V_{pp} is applied.
- 5. I_{CC1} is tested with OE = V_{IH} to simulate open outputs.
- 6. Maximum active power usage is the sum of $I_{\rm cc}$ and $I_{\rm pp}$.
- 7. $T_A = +25$ °C, f = 1 MHz.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{cc} +0.5 V, which may overshoot to V_{cc} +2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 3, and 4)

(for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

	meter						Am270	040		
	nbols Standard	Parameter Description			-90, -95	-120, -125	-150, -155	-200	-255, -250	Unit
tavav	t _{ACC}	Address to	ddress to $\overline{CE} = \overline{OE}_{l} = V_{l}$ M		-	_	-	_	-	
		Output Delay		Max.	90	120	150	200	250	ns
t _{ELQV}	t _{CE}	Chip Enable to	ŌĒ = V _{ii}	Min.	-	_	-	-	-	
ELUV	OE .	Output Delay	Output Delay	Max.	90	120	150	200	250	ns
t _{GLOV}	t _{o∈}	Output Enable to	CE = V _{II}	Min.	-	-	_	-	-	
GLUV	J	Output Delay	02 - V _{IL}	Max.	40	50	65	75	100	ns
EHQZ	t _{DF}	Chip Enable HIGH or Output Enable HIGH,		Min.	_	0	0	0	0	
t _{GHQZ}	(Note 2)	whichever comes first, to Output Float	-	Max.	30	40	50	60	60	ns
		Output Hold from		Min.	0	0	0	0	0	ns
t _{AXQX}	t _{oH}	Addresses, CE, or OE, whichever occurred first		Мах.	_	-	_	_	-	113

Notes:


- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C040 must not be removed from (or inserted into) a socket or board when V_{po} or V_{cc} is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 \text{ pF}$

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 to 2.0 V


Outputs: 0.8 to 2.0 V

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance.

SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are ≤ 20 ns.

10205A-004A

10205B-009A




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORMS




Notes:

14971-005A

- OE may be delayed up to t_{ACC} t_{OE} after the falling edge of CE without impact on t_{ACC}.
 t_{DF} is specified from OE or CE, whichever occurs first.

Am27C040 2-209



10205B-008A

Figure 2. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C \pm 5°C) (Notes 1, 2, and 3)


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
l _u	Input Current (All Inputs)	$V_{IN} = V_{IL} \text{ or } V_{IH}$		1.0	μА
V _L	Input LOW Level (All Inputs)		-0.5	0.8	٧
V _H	Input HIGH Level		2.0	V _{cc} + 0.5	٧
V _{OL}	Output LOW Voltage During Verify	I _{OL} = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	I _{OH} = -400 μA	2.4		٧
V _H	A, Auto Select Voltage		11.5	12.5	٧
l _∞	V _∞ Supply Current (Program & Verify)			50	mA
I _{PP}	V _{PP} Supply Current (Program)	CE = V _{IL} , OE = V _{IH}		30	mA
V _∞	Flashrite Supply Voltage		6.00	6.50	٧
V _{PP}	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS (T $_{\rm A}$ = +25°C \pm 5°C) (Notes 1, 2, and 3)

	ameter mbols				
JEDEC	Standard	Parameter Description		Max.	Unit
t _{AVEL}	t _{AS}	Address Setup Time	2		μs
tozaL	t _{oes}	OE Setup Time	2		μs
t _{ovel}	t _{os}	Data Setup Time	2		μs
t _{GHAX}	t _{AH}	Address Hold Time	0		μs
t _{EHDX}	t _{DH}	Data Hold Time	2		μs
t _{GHQZ}	t _{DFP}	Output Enable to Output Float Delay	0	130	ns
t _{vPs}	t _{vPs}	V _{pp} Setup Time	2		μs
t _{ELEH1}	t _{PW}	PGM Program Pulse Width	95	105	μs
t _{vcs}	t _{vcs}	V _∞ Setup Time	2		μs
t _{ELPL}	t _{CES}	CE Setup Time	2		μs
tacav	t _{OE}	Data Valid from OE		150	ns

- V_{cc} must be applied simultaneously or before V_{pp}, and removed simultaneously or after V_{pp}.
 When programming the Am27C040, a 0.1-μF capacitor is required across V_{pp} and ground to suppress spurious voltage transients that may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

14971-006B

- The input timing reference level is 0.8 V for a V_{IL} and 2 V for a V_{IH}.
 t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

Am27C040

Advanced Micro Devices

Am27C400

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 20 µA typical CMOS standby current
- industry standard pinout:
 - ROM compatible
 - 40-pin DIP, and PDIP packages provide easy upgrade to 8 megabits
- Single +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite™ programming
 - typical programming time of less than 3 minutes
- Latch-up protected to 100 mA from –1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C400 is a 4 megabit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 4 megabit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 512K by 8-bit memory or a 256K by 16-bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages as well as plastic one time programmable (OTP) PDIP packages.


Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C400 offers

separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C400 supports AMD's Flashrite™ programming algorithm (100 μs pulses) resulting in typical programming times of less than 3 minutes.

BLOCK DIAGRAM




15573A-001A

PRODUCT SELECTOR GUIDE

Family Part No.			Am27C400	2400				
Ordering Part No:								
Vcc ± 5%	-95	-125	-155		-255			
Vcc ± 10%	-90	-120	-150	-200				
Max. Access Time (ns)	90	120	150	200	250			
CE (E) Access Time (ns)	90	120	150	200	250			
OE (G) Access Time (ns)	40	50	65	75	100			

CONNECTION DIAGRAM Top View




Notes:

LOGIC SYMBOL

- 1. JEDEC nomenclature is in parenthesis.
- 2. PLCC connection diagram to be determined

PIN DESCRIPTIONS



15452-005B

AB = Address Input (BYTE Mode)

A₀-A₁₇ = Address Inputs

 $\overline{CE}(\overline{E})/\overline{PGM}(\overline{P})$ = Chip Enable and Program Enable Inputs

DQo-DQ15 = Data Inputs/Outputs

OE (G) = Output Enable Input

Vcc = Vcc Supply Voltage

VPP = Program Supply Voltage

GND = Ground


NC = No Internal Connection BYTE = Byte/Word Switch

BTTE = Byte/Word Switch

ORDERING INFORMATION **EPROM Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations						
AM27C400-90						
AM27C400-95						
AM27C400-120						
AM27C400-125	DC, DCB, DI, DIB					
AM27C400-150	01, 010					
AM27C400-200						
AM27C400-255						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.



ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number b. Speed Option c. Package Type d. Temperature Range e. Optional Processing



Valid Combinations					
AM27C400-150					
AM27C400-155	DO 10 DI 11				
AM27C400-200	PC, JC, PI, JI				
AM27C400-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

FUNCTIONAL DESCRIPTION Erasing the Am27C400

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C400 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C400. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2,537 Angstroms (Å) — with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C400 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C400 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2,537Å, exposure to fluorescent light and sunlight will eventually erase the Am27C400 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C400

Upon delivery or after each erasure the Am27C400 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C400 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{PP} pin, $\overline{\text{CE}}$ is at V_{IL}, and $\overline{\text{OE}}$ is at V_{IH}.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μ s programming pulses and by giving each addresss only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C400. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C400s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C400 may be common. A TTL low-level program pulse applied to an Am27C400 $\overline{\text{CE}}$ input with VPP = 12.75 \pm 0.25 V, and $\overline{\text{OE}}$ HIGH will program that Am27C400. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C400 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overrightarrow{OE} at V_{IL}, \overrightarrow{CE} at V_{IH} and V_{PP} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C400.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C400. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C400, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C400 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – to E.

Byte Mode

The user has the option of reading data in either 16-bit words or 8-bit bytes under control of the \overline{BYTE} input. With the \overline{BYTE} input HIGH, inputs $A_0 - A_{17}$ will address 256K words of 16-bit data. When the \overline{BYTE} input is LOW, AB functions as the least significant address input and 512K bytes of data can be accessed. The 8 bits of data will appear on DQ0 – DQ7.

Standby Mode

The Am27C400 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in



CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27C400 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE/PGM	ŌĒ	Ao	Ag	Vpp	Outputs
Read	Read		VIL	Х	Х	Х	Dout
Output Disabl	Output Disable		ViH	Х	Х	Х	Hi-Z
Standby (TTL	Standby (TTL)		Х	Х	Х	Х	Hi-Z
Standby (CM	Standby (CMOS)		Х	Х	X	Х	Hi-Z
Program		VIL	ViH	Х	Х	VPP	Din
Program Veri	fy	ViH	VIL	Х	Х	VPP	Dout
Program Inhit	Program Inhibit		ViH	X	Х	Vpp	Hi-Z
Auto Select	Manufacturer Code	ViL	VIL	VIL	VH	Х	01H
(Note 3)	Device Code	VIL	ViL	ViH	VH	Х	9DH

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A_1 A_8 = A_{10} A_{15} = VIL$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to +125°C All Other Products -65 to +150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except As, VPP,

Vcc (Note 1) -0.6 to Vcc +0.6 V

As and Vpp (Note 2) -0.6 to +13.5 V

Vcc -0.6 to +7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- During transitions, the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input may overshoot to Vcc + 2.0 V for periods of up to 20 ns.
- During transitions, A₀ and VPP may overshop GND to -2.0 V for periods of up to 20 ns. A₀ and VPP mus not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc)

0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40° to +85°C

Supply Read Voltages:

Vcc for Am27C400-XX5 +4.75 to +5.25 V Vcc for Am27C400-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, & 8) $\,$

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and NI	MOS Inputs				
Vон	Output HIGH Voltage	Іон = −400 μА	2.4		V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
VIH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage		-0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5.0	μА
lcc ₁	Vcc Active Current (Notes 5, 9)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = V _{IH}		1.0	mA
IPP1	VPP Current During Read (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА
CMOS Inpu	rts				
Vон	Output HIGH Voltage	loн = -400 μA	Vcc - 0.8 V		V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
Vін	Input HIGH Voltage		0.7 Vcc	Vcc + 0.5	٧
ViL	Input LOW Voltage		-0.5	+0.8	V
ILI	Input Load Current	V _{IN} = 0 V to V _{CC}		1.0	μΑ
llo	Output Leakage Current	Vout = 0 V to Vcc		5.0	μΑ
lcc ₁	Vcc Active Current (Notes 5, 9)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V		100	μА
IPP1	VPP Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} = V _{CC}		100	μА




Figure 1. Typical Supply Current vs. Frequency $V_{CC} = 5.0 \text{ V}, T = 25^{\circ}\text{C}$

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CDV040		CLV044		
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	7	12	5	9	рF
Соит	Output Capacitance	Vout = 0 V	10	15	8	12	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: The Am27C400 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = +25°C, f = 1 MHz.
- 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V, which may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

(for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)


	Standard	Parameter Description			Am27C400						
JEDEC			Test Conditions		-90, -95	-120, -125	-150, -155	-200	-255	Unit	
tavov	tacc	Address to Output Delay	CE = OE = VIL	Min.	_	-	-	-	_	ns	
				Max.	90	120	150	200	250		
telav	tCE	Chip Enable to Output Delay	OE = VIL	Min.	-	_	-	_	_	ns	
				Max.	90	120	150	200	250		
t GLQV	tOE	Output Enable to Output Delay	CE = VIL	Min.	_	_	-	_	-	ns	
				Max.	40	50	65	75	100		
tehoz, tghoz	tDF Note 2	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		Min.	_	0	0	0	0	ns	
					30	40	50	60	60		
taxox	тон	Output Hold from Addresses, CE, or OE, whichever occurred first		Min.	0	0	0	0	0	ns	
				Max.	_	-	-	-	_		

Notes:


- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C400 must not be removed from (or inserted into) a socket or board when VPP or VCC is applied.
- Output Load: 1 TTL gate and CL = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 and 2.0 V Outputs: 0.8 and 2.0 V.

SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 for a logic "0". Input pulse rise and fall times are ≤ 20 ns.



C_L = 100 pF including jig capacitance




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Notes:

06780-007E

- 1. $\overline{\text{OE}}$ may be delayed up to tACC-tOE after the falling edge of $\overline{\text{CE}}$ without impact on tACC.
- 2. $\overline{\text{tDF}}$ is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

PROGRAMMING FLOW CHART




Figure 2. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.5	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	lo _L = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Іон = –400 μΑ	2.4		٧
Vн	A ₉ Auto Select Voltage		11.5	12.5	٧
lcc	Vcc Supply Current (Program & Verify)			50	mA
Ірр	VPP Supply Current (Program)	CE = VIL, OE = VIH		30	mΑ
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
VPP	Flashrite Programming Voltage		12.5	13.0	٧


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

	meter ibols				
JEDEC Standard		Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tozgl	toes	OE Setup Time	2		μs
TOVEL	tos	Data Setup Time	2		μs
t GHAX	tан	Address Hold Time	0		μs
t EHDX	tон	Data Hold Time	2		μs
tgноz	t DFP	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh1	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t ELPL	tces	CE Setup Time	2		μs
tglav	to _E	Data Valid from OE		150	ns

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- When programming the Am27C400, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)



Notes:

- 1. The input timing reference level is 0.8 V for a VIL and 2.0 V for a VIH.
- 2. top and topp are characteristics of the device but must be accommodated by the programmer.

Am27C4096

4 Megabit (262,144 x 16-Bit) CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- **■** Low power consumption
 - 25 μA typical CMOS standby current
- JEDEC-approved pinout
 - plug in upgrade of 1 Megabit and 2 Megabit EPROMs
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC
- Single + 5 V power supply

- ± 10% power supply tolerance standard on most speeds
- 100% Flashrite™ programming
 - typical programming time of 2 minutes
- Latch-up protected to 100 mA from −1 V to V_{cc} + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C4096 is a 4 megabit ultraviolet erasable programmable read-only memory. It is organized as 256K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C4096 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C4096 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C4096 supports AMD's FlashriteTM programming algorithm (100 μs pulses) resulting in typical programming times of less than 2 minutes.

BLOCK DIAGRAM



11408-001A





PRODUCT SELECTOR GUIDE

Family Part No.		Am27C4096					
Ordering Part Number							
V _∞ ± 5%	-95	-105				-255	
V _∞ ± 10%	-90	-100	-120	-150	-200	-250	
Max. Access Time (ns)	90	100	120	150	200	250	
CE (E) Access Time (ns)	90	100	120	150	200	250	
OE (G) Access Time (ns)	40	50	50	65	75	100	

CONNECTION DIAGRAMS

Top View






Notes:

11408-002A

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC
- * Also available in 44-pin rectangular plastic leaded chip carrier.

LOGIC SYMBOL



PIN DESCRIPTION

 $\begin{array}{lll} A_0-A_{17} & = & \text{Address Inputs} \\ \hline C\overline{E}(\overline{E}) & = & \text{Chip Enable Input} \\ \hline DQ_0-DQ_{15} & = & \text{Data Inputs/Outputs} \\ \hline O\overline{E}(\overline{G}) & = & \text{Output Enable Input} \\ \hline V_{CC} & = & V_{CC} & \text{Supply Voltage} \\ \hline V_{PP} & = & \text{Program Supply Voltage} \\ \hline GND & = & \text{Ground} \\ \hline NC & = & \text{No Internal Connection} \\ \end{array}$


DU = No External Connection



ORDERING INFORMATION **EPROM Products**

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- **Optional Processing**



Valid Comb	inations
AM27C4096-90	DC, DCB, DI, DIB
AM27C4096-95	00,000,00,00
AM27C4096-100	DC, DCB, DI, DIB,
AM27C4096-105	LC, LCB, LI, LIB
AM27C4096-120	DC. DCB. DE.
AM27C4096-150	DEB, DI, DIB,
AM27C4096-200	LC, LCB, LI,
AM27C4096-255	LIB, LE, LEB

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.



ORDERING INFORMATION OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Comb	Valid Combinations				
AM27C4096-125					
AM27C4096-150	PC, JC,				
AM27C4096-200	PI, JI				
AM27C4096-255					

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.



ORDERING INFORMATION Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- **Device Number** a.
- **Speed Option**
- **Device Class** C.
- d. Package Type Lead Finish



Valid Combinations					
AM27C4096-120					
AM27C4096-150	DO4 DU4				
AM27C4096-200	/BQA, /BUA				
AM27C4096-250					

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newlyreleased combinations.

Group A Tests

Group A tests consist of Subgroups 1,2,3,7,8,9,10,11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C4096

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C4096 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C4096. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C4096 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C4096 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C4096 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C4096

Upon delivery or after each erasure the Am27C4096 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C4096 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{pp} pin, \overline{CE} is at V_{ij} and \overline{OE} is at V_{ij} .

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 μs programming pulses and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C4096. This part of the algorithm is done at $V_{cc}=6.25$ V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{cc}=V_{pp}=5.25$ V.

Program Inhibit

Programming of multiple Am27C4096 in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C4096 may be common. A TTL low-level program pulse applied to an Am27C4096 \overline{CE} input with $V_{pp}=12.75\pm0.25$ V and \overline{OE} HIGH will program that Am27C4096. A high-level \overline{CE} input inhibits the other Am27C4096 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{μ} , \overline{CE} at V_{μ} , and V_{pp} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C4096.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line $A_{_9}$ of the Am27C4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line $A_{_0}$ from V $_{_{||}}$ to V $_{_{||}}$. All other address lines must be held at V $_{_{||}}$ during auto select mode.

Byte 0 ($A_0 = V_{tt}$) represents the manufacturer code, and byte 1($A_0 = V_{tt}$), the device identifier code. For the Am27C4096, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₂) defined as the parity bit.

Read Mode

The Am27C4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The Am27C4096 has a CMOS standby mode which reduces the maximum $V_{\rm cc}$ current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at $V_{\rm cc} \pm 0.3$ V. The Am27C4096 also has a TTL-standby mode which reduces the maximum $V_{\rm cc}$ current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{\rm ini}$. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Am27C4096 2-233



Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{cc} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between V_{cc} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE/PGM	ŌĒ	A _o	A _o	V _{PP}	Outputs
Read		V _{IL}	V _{IL}	X	х	х	D _{out}
Output Disal	Output Disable		V _{IH}	Х	Х	Х	Hi-Z
Standby (TT	L)	V _{IH}	Х	X	Х	Х	Hi-Z
Standby (CN	Standby (CMOS)		Х	Х	Х	х	Hi-Z
Program		V _{IL}	V _{IH}	×	Х	V _{PP}	D _{IN}
Program Verify		V _{IH}	V _{IL}	х	Х	V _{PP}	D _{out}
Program Inhibit		V _{IH}	V _{IH}	х	х	V _{PP}	Hi-Z
Auto Select	Manufacturer Code	V _{IL}	V _{IL}	V _{IL}	V _H	х	O1H
(Note 3)	Device Code	V _{IL}	V _{IL}	V _{iH}	V _H	Х	19H

Notes:

- 1. $X = Either V_{IH} or V_{IL}$
- 2. $V_H = 12.0 \pm 0.5 \text{ V}$
- 3. $A_1 A_8 = A_{10} A_{17} = V_{1L}$
- 4. See DC Programming Characteristics for V_{pp} voltage during programming.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

OTP products	65° to +125°C
All other products	-65° to +150°C
Amhient Temperature	

with Power Applied -55° to +125°C

Voltage with Respect to Ground:

All pins except A_{p} , V_{pp} , V_{cc}	-0.6 to $V_{cc} + 0.6 V$
(Note 1)	
A _p and V _{pp}	-0.6 to +13.5 V
(Note 2)	
V_{∞}	−0.6 to +7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes

- During transitions, the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{cc} + 2.0 V for periods of up to 20 ns.
- During transitions, A_g and V_{pp} may overshoot GND to -2.0
 Vfor periods of up to 20 ns. A_g and V_{pp} must not exceed 13.5
 V for any period of time.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_c) 0° to +70°C

Industrial (I) Devices

Case Temperature (T_c) -40° to +85°C

Extended Commercial (E) Devices

Case Temperature (T_c) -55° to +125°C

Military (M) Devices

Case Temperature (T_c) -55° to +125°C

Supply Read Voltages:

V_{cc} for Am27C4096-XX5 +4.75 to +5.25 V V_{cc} for Am27C4096-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, and 8)

(for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

TTL and NMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA		2.4		٧
V _{OL}	Output LOW Voltage	I _{oL} = 2.1 mA			0.45	٧
V _{IH}	Input HIGH Voltage			2.0	V _{cc} + 0.5	٧
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧
		$V_{IN} = 0 \text{ V to } + V_{CC}$	C/I Devices		1.0	
l _u	Input Load Odiferit	V _{IN} = 0 V 10 +V _{CC}	E/M Devices		5.0	μA
1	I.o Output Leakage Current		C/I Devices		5.0	
I _{LO}	Calpat Leakage Carrent		E/M Devices		10.0	μА
		CE = V _{IL} , f = 5 MHz	C/I Devices	1	50	
l _{cc1}	V _{cc} Active Current (Notes 5 & 9)	I _{OUT} = 0 mA				mA
	(140103 3 & 3)	(Open Outputs)			60	
I _{cc2}	V _{cc} Standby Current	CE = V _{IH}	C/I Devices		1.0	m A
			E/M Devices		1.0	mA
l _{PP1}	V _{PP} Current During Read (Note 6)	CE = OE = V _{IL} , V _{PP} =	V _{cc}		100	μА

CMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
V _{oH}	Output HIGH Voltage	I _{OH} = -400 μA		$V_{cc} - 0.8$		٧	
V _{oL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	٧	
V _{IH}	Input HIGH Voltage			0.7 V _{cc}	$V_{cc} + 0.5$	٧	
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧	
l _u	Input Load Current	$V_{IN} = 0 \text{ V to } + V_{CC}$	C/I Devices		1.0	•	
			E/M Devices		5.0	μА	
I _{LO}	Output Leakage Current	V _{out} = 0 V to +V _{cc}	C/I Devices		5.0		
			E/M Devices		10.0	μА	
I _{CC1}	V _{cc} Active Current (Notes 5 & 9)	$\overline{CE} = V_{IL}, f = 5 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$	C/I Devices		50	mA	
	<u> </u>	(Open Outputs)	E/M Devices		60		
l _{CC2}	V _∞ Standby Current	$\overline{CE} = V_{cc} \pm 0.3 \text{ V}$	C/I Devices		100	μА	
			E/M Devices		150		
l _{PP1}	V _{PP} Current During Read (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{pp} =$	V _{cc}		100	μА	




Figure 1. Typical Supply Current vs. Frequency $V_{cc} = 5.0 \text{ V}, \ T = 25^{\circ}\text{C}$

CAPACITANCE (Notes 2, 3, and 7)

Denometer	Denometer	Tool	CDV	040	CLV	044	
Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0 V$	7	12	5	9	рF
Соит	Output Capacitance	V _{out} = 0 V	10	15	8	12	pF

Notes:

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27C4096 must not be removed from (or inserted into) a socket when V_{cc} or V_{PP} is applied.
- 5. Icc; is tested with OE = V_{IH} to simulate open outputs.
- 6. Maximum active power usage is the sum of I_{cc} and I_{pp}.
- 7. $T_A = +25$ °C, f = 1 MHz.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{cc} +0.5 V, which may overshoot to V_{cc} +2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.



SWITCHING CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 3, and 4)

(for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

	meter							m27C4	4096				
 	nbols Standard	Parameter Description	Test Condition	ns	-90, -95	-100, -105	-120, -125	-150	-200	-255 -250	Unit		
tavov	t _{ACC}	Address to	CE = OE	Min.	_	_	-	-	-	-	ns		
AVGV	ACC	Output Delay	= V _{IL}	Мах.	90	100	120	150	200	250			
t _{ELOV}	t _{ce}	Chip Enable to	OE = V	Min.	-	-	-	-	-	-	ns		
ELOV	CE	Output Delay	1	1 '	1.	Мах.	90	100	120	150	200	250	
t _{GLQV}	acov t _{o∈} Output Enable to	Output Enable to $\overline{CE} = V_{\parallel}$	CE = V _"	Min.	-	-	-	-	_	-	ns		
GLUV		Output Delay		Мах.	40	50	50	65	75	100			
t _{EHQZ,}	t _{DF}	Chip Enable HIGH or Output Enable HIGH,		Min.	0	_	0	0	0	0	ns		
t _{GHQZ}	(Note 2)	'		Мах.	30	40	40	50	60	60			
		Output Hold from Addresses, CE, or OE,		Min.	0	0	0	0	0	0	ns		
^I AXQX	t _{oH}	whichever ocurred first		Мах.	-	_	-	-	-	-	115		

Notes:


- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27C4096 must not be removed from (or inserted into) a socket or board when V_m or V_c is applied.
- 4. Output Load: 1 TTL gate and C, = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level - Inputs: 0.8 to 2.0 V


Outputs: 0.8 to 2.0 V

SWITCHING TEST CIRCUIT



C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are ≤ 20 ns.

10205A-004A


10205B-009A

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010


SWITCHING WAVEFORMS



Notes:

10205A-005A

- OE may be delayed up to t_{ACC} t_{OE} after the falling edge of CE without impact on t_{ACC}.
 t_{DF} is specified from OE or CE, whichever occurs first.



10205B-008A

Figure 2. Flashrite Programming Flow Chart



DC PROGRAMMING CHARACTERISTICS (T $_{\text{A}}$ = +25°C \pm 5°C) (Notes 1, 2, and 3)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
ارر	Input Current (All Inputs)	$V_{IN} = V_{IL}$ or V_{IH}		1.0	μА
V _{IL}	Input LOW Level (All Inputs)		-0.5	0.8	٧
V _{IH}	Input HIGH Level		2.0	V _{cc} + 0.5	V
V _{OL}	Output LOW Voltage During Verify	I _{OL} = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	I _{OH} = -400 μA	2.4		٧
V _H	A ₉ Auto Select Voltage		11.5	12.5	V
l _{cc3}	V _{cc} Supply Current (Program & Verify)			50	mA
l _{PP2}	V _{pp} Supply Current (Program)	CE = V _{IL} , OE = V _{IH}		50	mA
V _{CC1}	Flashrite Supply Voltage		6.00	6.50	V
V _{PP1}	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C \pm 5°C) (Notes 1, 2, and 3)


	ameter mbols				
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
t _{AVEL}	t _{as}	Address Setup Time	2		μs
t _{DZGL}	t _{oes}	OE Setup Time	2		μs
t _{DVEL}	t _{os}	Data Setup Time	2		μs
t _{GHAX}	t _{AH}	Address Hold Time	0		μs
t _{EHDX}	t _{DH}	Data Hold Time	2		μs
t _{GHQZ}	t _{DFP}	Output Enable to Output Float Delay	0	130	ns
t _{vps}	t _{vps}	V _{pp} Setup Time	2		μs
t _{eleh1}	t _{PW}	PGM Program Pulse Width	95	105	μs
t _{vcs}	t _{vcs}	V _{cc} Setup Time	2		μs
t _{ELPL}	t _{ces}	CE Setup Time	2		μs
t _{GLQV}	t _{o€}	Data Valid from OE		150	ns

Notes:

- 1. V_{cc} must be applied simultaneously or before V_{pp}, and removed simultaneously or after V_{pp}.
- When programming the Am27C4096, a 0.1-μF capacitor is required across V_{pp} and ground to suppress spurious voltage transients that may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.



FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

14971-006B

- 1. The input timing reference level is 0.8 V for a $V_{\rm \tiny IL}$ and 2.0 V for a $V_{\rm \tiny IH}$.
- 2. t_{oE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

Am27C080

8 Megabit (1,048,576 x 8-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 120 ns
- Low power consumption
 - 25 µA typical CMOS standby current
- JEDEC-approved pinout
 - plug in upgrade of 2 and 4 Megabit EPROMs
 - easy upgrade from 28-pin JEDEC EPROMs
- Single + 5 V power supply
- ± 10% power supply tolerance available

- 100% Flashrite™ programming
 - typical programming time of less than 5 minutes
- Latch-up protected to 100 mA from −1 V to V_{cc} + 1 V
- High noise immunity
- Compact 32-pin DIP, PDIP, LCC and PLCC packages
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C080 is an 8 megabit ultraviolet erasable programmable read-only memory. It is organized as 1,024K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 120 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C080 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C080 supports AMD's FlashriteTM programming algorithm (10 µs pulses) resulting in typical programming times of less than 5 minutes.

BLOCK DIAGRAM



15453-001A




PRODUCT SELECTOR GUIDE

Family Part No.	Am27C080						
Ordering Part Number							
V _∞ ±5%	-125			-255			
V _∞ ± 10%	-120	-150	-200	-250			
Max. Access Time (ns)	120	150	200	250			
Œ (B) Access Time (ns)	120	150	200	250			
OE (G) Access Time (ns)	50	65	75	100			

CONNECTION DIAGRAMS

Top View DIPs ⊐ ^vcc ☐ A₁₈ A 12 [] A₁₁ J ŌĒ(Ğ)√PP ☐ A 10 A1 🗆 11 CE (Ē)/PGM (P) 12] DQ₇ ∞. 🗆 13 ⊐ ໝ₆ 20



15453-003A

Notes:

1. JEDEC nomenclature is in parentheses.

16

∞, ⊟

GND [

2. The 32-Pin DIP to 32-Pin LCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin LCC configuration.

] ໝຸ


עס ⊏⊒

] യ_ൂ

15453-002A

* Also available in 32-pin rectangular plastic leaded chip carrier.

LOGIC SYMBOL



PIN DESCRIPTION

A₀- A₁₉ = Address Inputs

CE (E)/PGM(P) = Chip and Program Enable Input

DQ₀- DQ₇ = Data Inputs/Outputs

OE (Q) = Output Enable Input

 V_{cc} = V_{cc} Supply Voltage V_{pp} = Program Supply Voltage

GND = Ground

Am27C080

Am27C800

Advanced Micro Devices

8 Megabit (1,048,576 x 8-bit/524,288 x 16-Bit) ROM Compatible CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 120 ns
- **■** Low power consumption
 - 25 µA typical CMOS standby current
- Industry standard pinout
 - ROM compatible
 - 42-pin DIP/PDIP
 - 44-pin LCC/PLCC
- Single +5 V power supply

- ±10% power supply tolerance standard on most speeds
- 100% Flashrite™ programming
 - typical programming time of 5 minutes
- Latch-up protected to 100 mA from −1 V to V_{cc} + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C800 is an 8 megabit ultraviolet erasable programmable read-only memory that is functionally and pinout compatible with 8 megabit masked ROMs. Under control of the BYTE input, the memory can be configured as either a 1024K by 8 bit memory or a 512K by 16 bit memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any word can be accessed in less than 120 ns, allowing operation with high-performance microproces-

sors without any WAIT states. The Am27C800 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C800 supports AMD's Flashrite™ programming algorithm (10 µs pulses) resulting in typical programming times of 5 minutes.

BLOCK DIAGRAM



15452-001A




PRODUCT SELECTOR GUIDE

Family Part No.			Am27C800		
Ordering Part Number					
$V_{cc} \pm 5\%$	-125				-255
V _{cc} ± 10%	-120	-150	-170	-200	-250
Max. Access Time (ns)	120	150	170	200	250
CE (E) Access Time (ns)	120	150	170	200	250
OE (G) Access Time (ns)	50	65	65	75	100

CONNECTION DIAGRAMS Top View

42-pin DIP



Note:

- 1. JEDEC nomenclature is in parentheses.
- 2. LCC and PLCC connection diagrams to be determined.

LOGIC SYMBOL

AB A₀ - A₁₈ DO₀ - DO₁₅ OE (Ē)/PGM (P) OE (Ğ) BYTE

PIN DESCRIPTION

AB = Address Input (\overline{BYTE} mode) $A_0 - A_{18}$ = Address Inputs $\overline{CE} / \overline{DVDM} / \overline{DV}$ Chin Freshle and Program

15452-002A

 \overline{CE} $(\overline{E})/\overline{PGM}$ (\overline{P}) = Chip Enable and Program Enable Input

 $\begin{array}{lll} DQ_0-DQ_{15} & = & Data \ Inputs/Outputs \\ \hline \overline{OE} \ (\overline{G}) & = & Output \ Enable \ Input \\ V_{cc} & = & V_{cc} \ Supply \ Voltage \\ V_{pp} & = & Program \ Supply \ Voltage \\ GND & = & Ground \end{array}$

NC = No Internal Connection

BYTE = Byte/Word Switch

15452-005A



Section 3 ExpressROMTM Memories


An Introductio	n to ExpressROM Memories	3–3
Am27X64	64K (8,192 x 8-Bit) ExpressROM Device	3-8
Am27X128	128K (16,384 x 8-Bit) ExpressROM Device	3-17
Am27X256	256K (32,768 x 8-Bit) ExpressROM Device	3-26
Am27X512	512K (65,536 x 8-Bit) ExpressROM Device	3-35
Am27X010	1 Megabit (131,072 x 8-Bit) ExpressROM Device	3-44
Am27X100	1 Megabit (131,072 x 8-Bit) ROM Compatible	•
	ExpressROM Device	3-53
Am27X1024	1 Megabit (65,536 x 16-Bit) ExpressROM Device	3-62
Am27X020	2 Megabit (262,144 x 8-Bit) ExpressROM Device	3–71
Am27X2048	2 Megabit (131,072 x 16-Bit) ExpressROM Device	3-80
Am27X040	4 Megabit (524,288 x 8-Bit) ExpressROM Device	3-89



Section 3 Introduction to ExpressROMTM Memories

ExpressROM Memories are an exciting new product family created by Advanced Micro Devices to offer the system manufacturer a cost savings over standard EPROMs while eliminating many of the disadvantages associated with traditional ROMs. These new memory products provide a lower cost alternative for volume production with stable codes.

ExpressROM Devices are delivered pre-programmed in a low cost plastic package and are 100% compatible with the EPROMs they replace. They address two critical needs of system manufacturers which are vital in today's marketplace: reduced cost and time-to-market. Typically ExpressROM Devices become cost-effective at volumes of 5000 units and offer leadtimes as short as 3-4 weeks.



An ExpressROM Device is manufactured with the same process as AMD's standard U.V. EPROM equivalent, with the topside passivation layer for plastic encapsulation. Since a standard EPROM die is used, you are assured that the ExpressROM family is identical in architecture, density, and pinout to both AMD's current and future generations of high performance CMOS EPROMs.


ExpressROM wafers are inventoried untested and unprogrammed. Upon verification of your code, the wafers are sorted, packaged and tested. Every device is rigorously tested with your code under both AC and DC operating conditions prior to shipment. Also, because ExpressROM Memories are shipped board-ready with factory guaranteed quality, your ship-to-stock or Just-In-Time programs can be easily implemented. At Advanced Micro Devices, we ship them the way you want them—ready for your system. And there are none of the delays, costs or risks normally associated with custom ROMs.

Non-Volatile Memory Alternatives

	UV EPROM	ОТР	ExpressROM Device	ROM
Leadtime	Manufacturers Leadtime	Manufacturers Leadtime	3 - 4 Weeks	8 - 12 Weeks
Set-up Charge	No	No	No	Yes
Minimum Quantity	0	0	5K	25K
Fully Tested Custom Pattern	No	No	Yes	Yes
User Programming Required	Yes	Yes	No	No
Auto Insertion	No	Yes	Yes	Yes
Flexibility	Total	Cannot Reprogram	Fixed 4 Weeks Prior To Use	Fixed 12 Weeks Prior to Use

Plastic packaging inherently provides a cost savings over standard EPROMs packaged in expensive windowed ceramic DIPs. Due to simplified test requirements, ExpressROM Devices can even cost less than unprogrammed OTP EPROMs. However, component price is only a small part of your true in-system cost. ExpressROM Devices allow you to eliminate or reduce costs in several other areas: programming, testing, labeling and production. Since ExpressROM Memories are delivered with your code, you will reap savings by eliminating programming costs and associated yield losses. Incoming inspection may often be eliminated since your ExpressROM Devices have been thoroughly tested and are guaranteed to operate to full specifications with your code! Additional in-house cost savings can be attained by using automatic insertion equipment in lieu of manual placement into sockets.

ExpressROM Devices were designed to provide a low cost alternative for EPROM users without the liabilities of other non-volatile memory alternatives. Although ROMs have a lower component cost, they are economically feasible only at high volume and have the risks of long leadtimes and limited manufacturing flexibility. While OTP EPROMs offer the systems manufacturer the ability to respond to varying codes during production, they force the user to incur additional and sometimes hidden costs.



Non-Volatile Memory Alternatives

Our mission at AMD is to deliver you the service and products you demand to build the cost competitive systems that are needed to win in your markets. The ExpressROM Memory provides this opportunity. As one of the world's five largest IC manufacturers and the first to market with a 1 megabit EPROM, we appreciate the value of efficient manufacturing. Compressing time-to-market cycles, improving yields and providing high levels of

quality are invaluable strategies for today's manufacturer. At Advanced Micro Devices we are proud to offer another tool to give our customers this strategic advantage, the ExpressROM Memory: the ROM without the wait!

ORDERING ExpressROM DEVICES

The following procedure outlines the method for ordering an ExpressROM Device. For more information, contact your local AMD sales representative.

1) Send In The Code

Please have your field sales representative provide you with the latest version of the ExpressROM Code Approval Form (see Figure 1). This form will provide all the necessary information required for processing your order. After receiving this form, fill out the Code Transmittal and Ordering Information sections. Then send the form with two (2) master copies of each code being ordered to your field sales representative. To minimize the verification turnaround process, supply two master copies of each code using JEDEC standard dual-in-line (DIP) EPROMs identical in architecture and density as the ExpressROM Device being ordered. Two master copies per code are required in order to guarantee proper code transmission. Please be sure the checksum is clearly identified on each master EPROM.

2) AMD Checks The Code And Generates A Verification EPROM


We check that both EPROMs contain the same code to make certain there was not a mix-up in shipping your codes to the factory as well as ensuring that the integrity of your code has been preserved. After confirming this, a unique 5-digit code designation is assigned. The ordering part number is formed by adding the 5-digit code designation as a suffix to the ExpressROM Device number. See below:



AMD then logs in your code with the 5-digit code designation and generates a verification EPROM in a standard dual-in-line (DIP) package. The verification EPROM along with one of your master EPROMs and the ExpressROM Code Approval Form should be back in your hand for final approval within 2-3 days. The other master EPROM remains at AMD for our records. Please note: the verification EPROM is simply a means of transferring the code and is not necessarily indicative of the ExpressROM product being ordered.

3) Confirm The Copy And Place The Order

Once the verification EPROM is approved, sign the Approval Section of the ExpressROM Code Approval Form and return it to AMD with your purchase order. Upon receipt of the signed form and a purchase order, AMD enters the order and begins production. Logged codes are maintained for 60 days and then deleted if there is no purchase order placed.





TERMS AND CONDITIONS

You should be aware of the following when ordering ExpressROM Devices.

- 1) AMD will maintain customer code confidentiality.
- 2) AMD will absorb all initial set-up costs.
- 3) All orders are subject to minimum quantities.
- 4) AMD may begin production 30 days in advance of the original schedule date covered by a purchase order and requires 30 days notification for code changes. The customer is liable for all work-in-process covered by the same purchase order.
- 5) No schedule changes may be made within 30 days of current schedule date.
- 6) The customer will accept quantities from 95% up to 105% of original ordering quantity per code and be billed accordingly.
- All unpackaged die product procured by the customer is for use exclusively in the customer's end products. Any other use of die product must be approved in writing by AMD.



ExpressR0M™ Code Approval Form



CODE	TRANSMITTAL ANI	D OF	RDERING INFORMA	TION SE	ECTION	Rev. 3 2/1/91
each cod	complete items 1 thru 10. de using JEDEC standard ROM™ Device being orde	d dual	-in-line (DIP) EPROMs of	the same	architectur	
CODE I	TRANSMITTAL SECTION	l				
1. Comp	pany Name:			2.	Date:	
3. Incon	ming Masters part #:			4	. Masters C	Checksum:
<u>ORDER</u>	ING INFORMATION SEC	ZTION	l			
boxes be	elow:	xessi	ROM™ Memory data she	ət for valid	t combinatio	ons and mark appropriate
5. Parts	#: Am27X64	- '	Speed and Vcc:		7. Package	e and Temperature:
	☐ Am27X512 ☐ Am27X010 ☐ Am27X100 ☐ Am27X1024 ☐ Am27X020		□ 100ns □ ±5% □ 120ns □ ±109 □ 150ns □ 170ns □ 200ns □ 250ns	, D	☐ Plas ☐ PLC ☐ Die ☐ Com ☐ Indu	tic Dip C nmercial (0°C to +70°C) strial (-40°C to +85°C)
	☐ Am27X2048 ☐ Am27X040 ☐ Am27X400 ☐ Am27X4096					
8. <i>AML</i>	D Standard Part Number:					
	tomer Ordering Part Num					
	ase select a, b or c for exa aces, © = 2 spaces).	act m	arking and complete the	olank sect	ions (12 ch	naracters per line including
a.	AMD Standard:		b. AMD Standard+Cu	stomer Pa	vat: c.	Customer Part #:
	AMD Logo ExpressROM™ Logo AM27X		AMD Logo ExpressROM™ Log AM27X	0		AMD Logo ExpressROM™ Logo
	Date Code					©
			Date Code			Date Code
APPRO	OVAL SECTION TER	RMS	AND CONDITIONS	1		
AMD will AMD ma re The cust No sched All unpact of All orden The cust	equires 30 days minimum tomer is liable for all work dule changes may be ma ckaged die product procuother use of die product mrs are subject to minimum tomer will accept quantitie ccordingly.	costs. ays in a notific-in-prode with a wind the surred because because from the surred because from	advance of the original sociation for code changes. rocess covered by the said thin 30 days of current sociation to the customer is for use a approved in writing by Antities.	me purcha chedule da exclusive MD.	ase order. ate. ely in the cu	•
	andard Part # Am27X				_	
Custome	or Cianaturo:					
	al Signature			١	Date:	

Figure 1. Sample of the ExpressROM Code Approval Form

Contact your local AMD sales representative for latest version

Am27X64

Advanced Micro Devices

8,192 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise immunity
- High performance CMOS technology
 - Fast access time 100 ns
 - Low power dissipation
 100 μA maximum standby current
- Available in plastic DIP, plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X64 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 8,192 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X64 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 12084 Rev. C Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am27X64						
Ordering part No: ±5% VCC Tolerance	-105	-125						
±10% VCC Tolerance	_	-120	-150	-200	-250			
Max Access Time (ns)	100	120	150	200	250			
CE (E) Access (ns)	100	120	150	200	250			
OE (G) Access (ns)	40	50	65	75	100			


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION


 $A_0 - A_{12}$ = Address Inputs CE (E) = Chip Enable Input DQ₀ -- DQ₇ = Data Outputs OE (G) = Output Enable Input VPP = Vcc Supply Voltage Vcc = Vcc Supply Voltage PGM (P) = Enable Input **GND** = Ground NC = No Internal Connection DU No External Connection (Do Not Use)

Am27X64 3-9

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range e. Code Designation



a. DEVICE NUMBER/DESCRIPTION
Am27X64
8K x 8-Bit CMOS ExpressROM Device

Valid Combinations				
AM27X64-105 AM27X64-120 AM27X64-125 AM27X64-150 AM27X64-200 AM27X64-250	PC, JC, XC, PI, JI			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X64 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X64 has a CMOS standby mode which reduces the maximum V_{CC} current to $100~\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3~V.$ The Am27X64 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table					
Pins Mode	CE	ŌĒ	PGM	Vpp	Outputs
Read	VIL	VIL	х	Х	Dout
Output Disable	VIL	Vін	х	Х	High Z
Standby (TTL)	ViH	х	x	x	High Z
Standby (CMOS)	Vcc ± 0.3 V	x	X	X	High Z

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature

-65 to +125°C

Ambient Temperature

with Power Applied

-55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc

-0.6 to Vcc + 0.6 V

Vcc

-0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc)

0 to +70°C

Industrial (I) Devices

Case Temperature (Tc)

-40 to +85°C

Supply Read Voltages:

Vcc for Am27X64-XX5

+4.75 to +5.25 V

Vcc for Am27X64-XX0

+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = – 400 µA	2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
·VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lLO	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{it.} , f = 5 MHz, louτ = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	CE = ViH		1	mA
I PP	Vcc Supply Current (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$		100	μА
CMOS					
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		٧
VaL	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μΑ
lcc1	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		25	mA
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 V$		100	μΑ
ĺРР	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μΑ

CAPACITANCE (Notes 2, 3 & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
CIN1	Address Input Capacitance	Vin = 0 V	8	12	pF
CIN2	OE Input Capacitance	Vin = 0 V	8	12	pF
CIN3	CE Input Capacitance	Vin = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	pF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X64 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. Ta = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test			-125				
JEDEC	Standard	Description	Conditions		-105	-120	-150	-200	-250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min.	100	400	450	200	050	ns
		Output Delay		Max.	100	120	150	200	250	
telav	tce	Chip Enable to	OE = VIL	Min.						ns
		Output Delay		Max.	100	120	150	200	250	
tGLQV	toe	Output Enable to	CE = VIL	Min.						ns
		Output Delay		Max.	40	50	65	75	100	
t EHQZ	tor	Chip Enable HIGH		Min.						ne
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	30	30	30	30	30	ns
taxox	tон	Output Hold		Min.	0	0	0	0	0	ns.
		from Addresses, CE, or OE, whichever occurred first		Max.						113


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X64 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tacc-toE after the falling edge of CE without impact on tacc.
- 2. toF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X128

Advanced Micro Devices

16,384 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise immunity
- **■** High performance CMOS technology
 - Fast access time 100 ns
 - Low power dissipation
 100 μA maximum standby current
- Available in plastic DIP, plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from -1 V to Vcc+1 V


GENERAL DESCRIPTION

The Am27X128 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 16,384 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X128 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 12083 Rev. C Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am27X128					
Ordering part No: ±5% VCC Tolerance	-105	-125					
±10% VCC Tolerance	_	-120	-150	-200	-250		
Max Access Time (ns)	100	120	150	200	250		
CE (E) Access (ns)	100	120	150	200	250		
OE (G) Access (ns)	40	50	65	75	100		


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{13}$ = Address Inputs CE (E) = Chip Enable Input $DQ_0 - DQ_7 = Data Inputs/Outputs$ OE (G) = Output Enable Input VPP = Vcc Supply Voltage Vcc Vcc Supply Voltage PGM (P) Enable Input **GND** Ground NC No Internal Connection

DU = No External Connection


= No External Connection

(Do Not Use)

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type d. Temperature Range



Valid Comb	inations
AM27X128-105 AM27X128-120 AM27X128-125 AM27X128-150 AM27X128-200 AM27X128-250	PC, JC, XC, PI, JI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X128 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tAcc – toe.

Standby Mode

The Am27X128 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at $V_{CC}\pm0.3$ V. The Am27X128 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table							
Pins							
Mode	CE	ŌĒ	PGM	Vpp	Outputs		
Read	VIL	VIL	x	X	Dout		
Output Disable	VIL	ViH	X	Х	High Z		
Standby (TTL)	ViH	х	x	Х	High Z		
Standby (CMOS)	Vcc ± 0.3 V	х	х	Х	High Z		

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

industriai (i) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X128–XX5 +4.75 to +5.25 V Vcc for Am27X128–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = – 400 μΑ	2.4		٧
VaL	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lto	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	CE = VIH		1	mA
IPP	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	Іон = – 400 μΑ	2.4		V
Val	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lour = 0 mA (Open Outputs)		25	mA
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V		100	μА
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	8	12	pF
CIN2	OE Input Capacitance	Vin = 0 V	8	12	pF
Cins	CE Input Capacitance	Vin = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	рF

Notes

- 1. V_{cc} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X128 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. TA = 25°C, f = 1 MHz.
- 8. During transitions, the input may overshoot GND to -2.0~V for periods of up to 20 ns.

Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test			-125				
JEDEC	Standard	Description	Conditions		-105	-120	-150	-200	-250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min.	122	100	150		252	ns
		Output Delay		Max.	100	120	150	200	250	
telav	tce	Chip Enable to	OE = VIL	Min.						ns
		Output Delay		Max.	100	120	150	200	250	
tglav	toe	Output Enable to	CE = VIL	Min.						ns
		Output Delay		Max.	40	50	65	75	100	
tehaz	tor	Chip Enable HIGH		Min.						ns
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	30	30	30	30	30	10
taxox	tон	Output Hold		Min.	0	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Мах.						

Notes:


- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X128 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

Am27X128 3-23


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
⋙ ₩	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tacc-toe after the falling edge of CE without impact on tacc.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X128 3-25

Am27X256

Advanced Micro Devices

32,768 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout


- High noise immunity
- High performance CMOS technology
 - Fast access time 100 ns
 - Low power dissipation 100 µA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION

The Am27X256 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 32,768 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 100 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X256 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system. AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 12082 Rev. C Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE

Family Part No.	nily Part No. Am27X250				
Ordering part No: ±5% VCC Tolerance	-105	-125			
±10% VCC Tolerance	_	-120	-150	-200	-250
Max Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	40	50	65	75	100


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{14}$ = Address Inputs CE (E) = Chip Enable Input $DQ_0 - DQ_7 = Data Outputs$ OE (G) = Output Enable Input Vcc = Vcc Supply Voltage VPP = Vcc Supply Voltage **GND** = Ground NC = No Internal Connection


 No External Connection DU (Do Not Use)

Am27X256 3-27

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations					
AM27X256-105 AM27X256-120 AM27X256-125 AM27X256-150 AM27X256-200 AM27X256-250	PC, JC, XC, PI, JI				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X256 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X256 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

	Mode Select Table								
Pins									
Mode	CE	ŌĒ	Vpp	Outputs					
Read	VIL	VIL	х	Dоит					
Output Disable	VIL	ViH	х	High Z					
Standby (TTL)	Viн	x	х	High Z					
Standby (CMOS)	Vcc ± 0.3 V	x	х	High Z					

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X256-XX5 +4.75 to +5.25 V

Vcc for Am27X256–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



AMD 🎵

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Iон = − 400 μA	2.4		٧
Va	Output LOW Voltage	lo. = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
ViL	Input LOW Voltage		- 0.5	+0.8	٧
lu lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	CE = VIH		1	mA
lpp	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	loн = − 400 μA	2.4		٧
Val	Output LOW Voltage	loL = 2.1 mA		0.45	٧
Viн	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
1LO	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} f = 5 MHz, lout = 0 mA (Open Outputs)		25	mA
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V		100	μА
I PP	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin1	Address Input Capacitance	VIN = 0 V	8	12	pF
CIN2	OE Input Capacitance	VIN = 0 V	8	12	pF
CIN3	CE Input Capacitance	VIN = 0 V	9	12	pF
Соит	Output Capacitance	Vout = 0 V	8	12	pF

Notes:

- 1. Voc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X256 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with \overline{OE} = VIH to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)


Parame	ter Symbol	Parameter	Test			-125				
JEDEC	Standard	Description	Conditions		-105	-120	-150	-200	-250	Unit
tavov	tacc	Address to Output Delay	CE = OE = VIL	Min. Max.	100	120	150	200	250	ns
telov	tce	Chip Enable to	ŌĒ = VIL	Min.	100		100	200	200	ns
	102	Output Delay	JE - VIE	Max.	100	120	150	200	250	
tgLQV	toe	Output Enable to	CE = VIL	Min.						ns
		Output Delay		Max.	40	50	65	75	100	
tehaz	tor	Chip Enable HIGH		Min.						ns
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Мах.	30	30	30	30	30	113
taxox	toн	Output Hold		Min.	0	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.						

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X256 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level — Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tacc-toE after the falling edge of CE without impact on tacc.
- 2. top is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X512

Advanced Micro Devices

65,536 x 8-Bit CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise Immunity
- High performance CMOS technology
 - Fast access time 120 ns
 - Low power dissipation
 100 µA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X512 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X512 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μ W in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 12081 Rev. C Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am27X512				
Ordering part No: ±5% VCC Tolerance	-125	-155				
±10% VCC Tolerance	_	-150	-200	-250		
Max Access Time (ns)	120	150	200	250		
CE (E) Access (ns)	120	150	200	250		
OE (G) Access (ns)	50	50	75	100		


CONNECTION DIAGRAMS

Top View



Note: JEDEC nomenclature is in parentheses.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{15}$ = Address Inputs CE (E) = Chip Enable Input DQ₀ - DQ₇ = Data Outputs OE (G) = Output Enable Input Vcc = Vcc Supply Voltage GND = Ground NC = No Internal Connection


DU = No External Connection (Do Not Use)

3-36 Am27X512

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range e. Code Designation



Valid Combi	Valid Combinations					
AM27X512-125 AM27X512-150 AM27X512-155 AM27X512-200 AM27X512-250	PC, JC, XC, PI, JI					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X512 has a CMOS standby mode which reduces the maximum Vcc current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X512 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1.Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table					
Pins					
Mode	CĒ	ŌĒ	Outputs		
Read	VIL	VIL	Dоит		
Output Disable	VIL	ViH	High Z		
Standby (TTL)	ViH	х	High Z		
Standby (CMOS)	Vcc ± 0.3 V	x	High Z		

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to V_{CC} +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industriai (i) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

V_{CC} for Am27X512–XX5 +4.75 to +5.25 V V_{CC} for Am27X512–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 3, 4 & 6)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = – 400 μΑ	2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 4)	CE = V _{IL} , f = 10 MHz, louτ = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = VIH, OE = VIL		1	mA
CMOS					
Vон	Output HIGH Voltage	Іон = — 400 µA	2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
loc ₁	Vcc Active Current (Note 4)	CE = V _{IL} , f = 10 MHz, louτ = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = Vcc ± 0.3 V		100	μА

CAPACITANCE (Notes 1, 2 & 5)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
C _{IN1}	Address Input Capacitance	Vin = 0 V	10	pF
C _{IN2}	OE Input Capacitance	Vin = 0 V	12	pF
CIN3	CE Input Capacitance	Vin = 0 V	10	pF
Соит	Output Capacitance	Vout = 0 V	10	pF

Notes:

- 1. Typical values are for nominal supply voltages.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X512 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 4. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 5. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 2 & 3)


110103									
Parame	ter Symbol	Parameter	Test		1	-155	1		
JEDEC	Standard	Description	Conditions		-125	-150	-200	-250	Unit
tavqv	tacc	Address to	CE = OE = VIL	Min.					ns
		Output Delay		Max.	120	150	200	250	
telav	tce	Chip Enable to	ŌE = V _{IL}	Min.					ns
		Output Delay		Max.	120	150	200	250	
tglav	toe	Output Enable to	CE = VIL	Min.					ns
		Output Delay		Max.	50	65	75	100	
TEHQZ	tor	Output Enable		Min.					
tgноz	(Note 1)	HIGH to Output Float		Max.	30	30	30	30	ns
taxox	tон	Output Hold		Min.	0	0	0	0	
		from Addresses, CE, or OE, whichever occurred first		Max.					ns

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. Caution: The Am27X512 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
⋙ ⋘	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Note:

- 1. $\overline{\text{OE}}$ may be delayed up to tacc-toe after the falling edge of $\overline{\text{CE}}$ without impact on tacc.
- 2. tDF is specified from \overline{OE} or \overline{CE} , whichever occurs first.

Am27X512 3-43

Am27X010



1 Megabit (131,072 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise immunity
- High performance CMOS technology
 - Fast access time-120 ns
 - Low power dissipation
 100 μA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X010 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 131,072 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X010 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

BLOCK DIAGRAM




12081B-001


Publication # 12090 Rev. C Amendment/0 Issue Date: Merch 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am27X010				
Ordering part No:						
±5% VCC Tolerance	-125	-155				
±10% VCC Tolerance	_	-150	-200	-250		
Max Access Time (ns)	120	150	200	250		
CE (E) Access (ns)	120	150	200	250		
OE (G) Access (ns)	50	65	75	100		


CONNECTION DIAGRAMS Top View





Note: 1. JEDEC nomenclature is in parentheses.
2. The 32-Pin DIP to 32-Pin PLCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin PLCC configuration.

LOGIC SYMBOL




PIN DESCRIPTION

A0 - A16 = Address Inputs CE (E) = Chip Enable Input DQ₀ – DQ₇ = Data Outputs OE (G) = Output Enable Input PGM (P) = Enable Input VPP = Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** = Ground NC = No Internal Connection DU = No External Connection (Do Not Use)

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range e. Code Designation



Valid Combinations				
AM27X010-125 AM27X010-150 AM27X010-155 AM27X010-200 AM27X010-250	PC, JC, XC, PI, JI			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X010 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{OE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X010 has a CMOS standby mode which reduces the maximum V_{CC} current to $100\,\mu\text{A}$. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at $V_{CC}\pm0.3$ V. The Am27X010 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table						
Pins						
Mode	CE	ŌĒ	PGM	VPP	Outputs	
Read	VIL	VIL	х	Х	Dout	
Output Disable	VIL	ViH	х	X	High Z	
Standby (TTL)	Viн	х	х	х	High Z	
Standby (CMOS)	Vcc ± 0.3 V	x	x	х	High Z	

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_C) 0 to +70°C

industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X010–XX5 +4.75 to +5.25 V Vcc for Am27X010–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = - 400 μΑ	2.4		V
Val	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	V
lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
lro	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		30	mA
Icc2	Vcc Standby Current	CE = ViH		1	mA
lpp	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	Іон = – 400 µA	2.4		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
<u>lu</u>	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V		100	μА
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	032	PL	032	
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X010 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test			-155			
JEDEC	Standard	Description	Conditions		-125	-150	-200	-250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min.					ns
		Output Delay		Max.	120	150	200	250	
telav	tce	Chip Enable to	OE = VIL	Min.					ns
		Output Delay		Мах.	120	150	200	250	
tgLQV	toe	Output Enable to	CE = VIL	Min.					ns
		Output Delay		Max.	50	65	75	100	
tehoz	tor	Chip Enable HIGH		Min.					ns
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	35	35	40	40	13
taxox	tон	Output Hold		Min.	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.					,,0


Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X010 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tacc-toe after the falling edge of CE without impact on tacc.
- 2. tDF is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Am27X100

Advanced Micro Devices

1 Megabit (131,072 x 8-Bit) ROM Compatible CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Pinout compatible with ROMs
 - Shorter leadtime
 - Lower volume per code
- Compatible with EIAJ-approved ROM pinout

- High noise immunity
- High performance CMOS technology
 - Fast access time-120 ns
 - Low power dissipation
 100 µA maximum standby current
- Available in plastic DIP, plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X100 is a wafer-level programmed EPROM with a standard topside for plastic packaging. The 32 pin EIAJ pinout is compatible with 28 pin megabit ROMs. The memory is organized as 131,072 by 8 bits and is available in a plastic DIP package as well as a plastic leaded chip carrier (PLCC). ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X100 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 μW in standby mode.

BLOCK DIAGRAM




12081-001A

Publication # 12619 Rev. B Amendment/0 Issue Date: Merch 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am2	7X100	
Ordering part No: ±5% VCC Tolerance	-125	-155		
±10% VCC Tolerance	_	-150	-200	-250
Max Access Time (ns)	120	150	200	250
CE (E) Access (ns)	120	150	200	250
OE (G) Access (ns)	50	65	75	100

CONNECTION DIAGRAMS




Note: 1. JEDEC nomenclature is in parentheses.

LOGIC SYMBOL **PIN DESCRIPTION** Ao - A₁₆ = Address Inputs CE (E) = Chip Enable Input Ao - A16 DQ₀ - DQ₇ DQ₀ - DQ₇ = Data Outputs OE (G) = Output Enable Input PGM (P) = Enable Input CE (E) VPP = Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** = Ground NC No Internal Connection OE (G) DU = No External Connection (Do Not Use) 12081-004A

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type d. Temperature Range e. Code Designation



a. DEVICE NUMBER/DESCRIPTION Am27X100 128K x 8-Bit ROM Compatible CMOS ExpressROM Device

Valid Comb	Valid Combinations				
AM27X100-125					
AM27X100-150]				
AM27X100-155	PC, JC, XC, Pl. JI				
AM27X100-200] '',''				
AM27X100-250	1				

Valid Combinations

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X100 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X100 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X100 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

	Mode Select Table						
Pins							
Mode	CĒ	ŌĒ	PGM	Vpp	Outputs		
Read	VIL	VIL	х	х	Dout		
Output Disable	VIL	ViH	x	х	High Z		
Standby (TTL)	ViH	х	×	х	High Z		
Standby (CMOS)	Vcc ± 0.3 V	х	x	х	High Z		

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X100–XX5 +4.75 to +5.25 V Vcc for Am27X100–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = - 400 μΑ	2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5)	CE = V _{II} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	CE = VIH		1	mA
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	Юн = − 400 μА	2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	V
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	V
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 \text{ V}$		100	μΑ
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	032	
Symbol	Description	Test Conditions	Тур.	Max.	Unit
Cin	Address Input Capacitance	Vin = 0 V	12	14	pF
Соит	Output Capacitance	Vout = 0 V	14	17	рF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X100 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with \overline{OE} = VIH to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.


SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test	Į.		-155			
JEDEC	Standard	Description	Conditions		-125	-150	-200	-250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min.					ns
		Output Delay		Max.	120	150	200	250	
telav	tce	Chip Enable to	ŌĒ = VIL	Min.					ns
		Output Delay		Max.	120	150	200	250	
İGLQV	toe	Output Enable to	CE = ViL	Min.					ns
		Output Delay		Max.	50	65	75	100	
t EHQZ	tor	Chip Enable HIGH		Min.					ns
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	35	35	40	40	113
taxox	tон	Output Hold		Min.	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.					0

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X100 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns
 - Input Pulse Levels: 0.45 to 2.4 V
 - Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
 Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.


3-60 Am27X100

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORM



Note:

- 1. $\overline{\text{OE}}$ may be delayed up to tacc-toe after the falling edge of $\overline{\text{CE}}$ without impact on tacc.
- 2. tpF is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Am27X1024

Advanced Micro Devices

1 Megabit (65,536 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM plnout

- High noise immunity
- High performance CMOS technology
 - Fast access time 170 ns
 - Low power dissipation
 200 μA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X1024 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 65,536 by 16 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 170 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 μW in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 12079 Rev. C Amendment/0 Issue Date: Merch 1991


PRODUCT SELECTOR GUIDE

Family Part No.	Am27X1024				
Ordering part No: ±5% VCC Tolerance	-175	-205			
±10% VCC Tolerance	-	-200	-250		
Max Access Time (ns)	170	200	250		
CE (E) Access (ns)	170	200	250		
OE (G) Access (ns)	65	75	100		

CONNECTION DIAGRAMS

Top View





16, A₀ - A₁₅ DQ₀ - DQ₁₅ $\overline{CE}(\overline{E})$ $\overline{DE}(\overline{G})$

PIN DESCRIPTION


 $A_0 - A_{15}$ = Address Inputs CE (E) = Chip Enable Input DQ0 - DQ15 = Data Outputs OE (G) = Output Enable Input PGM (P) = Enable Input **VPP** = Vcc Supply Voltage Vcc Vcc Supply Voltage **GND** Ground NC No Internal Connection DU No External Connection (Do Not Use)

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Combinations				
AM27X1024-175 AM27X1024-200 AM27X1024-205 AM27X1024-250	PC, JC, XC, PI, JI			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X1024 has a CMOS standby mode which reduces the maximum Vcc current to 200 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X1024 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at ViH. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

	Mode Select Table									
Pins	CE	ŌĒ	PGM	V PP	Outputs					
Read	VIL	VIL	Х	х	Dout					
Output Disable	VIL	ViH	x	х	High Z					
Standby (TTL)	ViH	х	х	х	High Z					
Standby (CMOS)	Vcc ± 0.3 V	x	х	х	High Z					

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X1024–XX5 +4.75 to +5.25 V Vcc for Am27X1024–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	oltage Ιοн = - 400 μΑ			V
Val	Output LOW Voltage	lo. = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5) CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)			50	mA
lcc2	Vcc Standby Current	CE = VIH		1	mA
lpp	Vcc Supply Current (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{PP} = V_{CC}$		100	μΑ
CMOS					
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		Vcc - 0.3	Vcc+ 0.3	٧
VIL	Input LOW Voltage		- 0.5	+0.8	V
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc1	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		50	mA
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V		200	μА
lpp	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	PD040		PD040 PL044		PL044	
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit		
Cin1	Address Input Capacitance	Vin = 0 V	6	10	6	9	pF		
CIN2	OE Input Capacitance	Vin = 0 V	10	12	7	9	pF		
Сімз	CE Input Capacitance	Vin = 0 V	10	12	7	9	рF		
Соит	Output Capacitance	Vout = 0 V	8	14	6	9	рF		

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X1024 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test			-205		
JEDEC	Standard	Description	Conditions		-175	-200	-250	Unit
tavov	tacc	Address to Output Delay	CE = OE = V _{IL}	Min. Max.	170	200	250	ns
telav	tce	Chip Enable to Output Delay	OE = V _{IL}	Min. Max.	170	200	250	ns
tgLQV	toe	Output Enable to Output Delay	CE = VIL	Min. Max.	65	75	100	ns
teнaz tgнaz	tor (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Out- put Float		Min. Max.	55	60	60	ns
taxqx	tон	Output Hold from Addresses, CE, or OE, whichever occurred first		Min. Max.	0	0	0	ns


Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X1024 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tACC-tOE after the falling edge of CE without impact on tACC.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Am27X020

Advanced Micro Devices

2 Megabit (262,144 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM plnout

- High noise immunity
- **■** High performance CMOS technology
 - Fast access time-150 ns
 - Low power dissipation
 100 μA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100mA from -1 V to Vcc+1 V


GENERAL DESCRIPTION

The Am27X020 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 262,144 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 150 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X020 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM




12081B-001

Publication # 15652 Rev. A Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE


Family Part No.	Am27X020				
Ordering part No: ±5% VCC Tolerance	-155	-205			
±10% VCC Tolerance		-200	-250		
Max Access Time (ns)	150	200	250		
CE (E) Access (ns)	150	200	250		
OE (G) Access (ns)	65	75	100		

CONNECTION DIAGRAMS Top View



Note: 1. JEDEC nomenclature is in parentheses.
2. The 32-Pin DIP to 32-Pin PLCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin PLCC configuration.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{17}$ = Address Inputs CE (E) = Chip Enable Input DQ0 - DQ7 = Data Outputs OE (G) = Output Enable Input PGM (P) = Enable Input V_{PP} = Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** = Ground NC = No Internal Connection DU = No External Connection


(Do Not Use)



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Com	binations
AM27X020-155 AM27X020-200 AM27X020-205 AM27X020-250	PC, JC, XC, PI, JI

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X020 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{OE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs toe after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X020 has a CMOS standby mode which reduces the maximum Vcc current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X020 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

	Mode Select Table								
Pins									
Mode	CE	OE	PGM	VPP	Outputs				
Read	VIL	VIL	х	х	Dоит				
Output Disable	VIL	Viн	х	Х	High Z				
Standby (TTL)	ViH	X	x	Х	High Z				
Standby (CMOS)	Vcc ± 0.3 V	х	x	X	High Z				

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

Vcc for Am27X020–XX5 +4.75 to +5.25 V Vcc for Am27X020–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am27X020 3-75



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	V
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	V
I LI	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μΑ
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	ČE = VIH		1	mA
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	Іон = − 400 μА	Vcc - 0.8		V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	V
VIH	Input HIGH Voltage		0.7 Vcc	Vcc+ 0.5	V
ViL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		30	mA
lcc2	Vcc Standby Current	$\overline{CE} = V_{CC} \pm 0.3 V$		100	μА
IPP	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	PD032		PL032		
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit	
CiN	Input Capacitance	VIN = 0 V	10	12	8	10	pF	
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF	

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X020 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with \overline{OE} = V_{IH} to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. Ta = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)


Parame	ter Symbol	Parameter	Test			-205	}	
JEDEC	Standard	Description	Conditions		-155	-200	-250	Unit
tavov	tacc	Address to	CE = OE = VIL	Min.				ns
		Output Delay		Мах.	150	200	250	
telov	tce	Chip Enable to	ŌĒ = VIL	Min.				ns
		Output Delay		Max.	150	200	250	
tglav	to∈	Output Enable to	CE = VIL	Min.				ns
		Output Delay		Max.	65	75	100	
tehaz	tor	Chip Enable HIGH		Min.				ns
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	50	60	60	113
taxox	tон	Output Hold		Min.	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.				113

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X020 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.


3-78 Am27X020

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
⋙ ₩	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Note:

- 1. $\overline{\text{OE}}$ may be delayed up to tACC-tOE after the falling edge of $\overline{\text{CE}}$ without impact on tACC.
- 2. tDF is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

Am27X2048



2 Megabit (131,072 x 16-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM plnout

- High noise immunity
- High performance CMOS technology
 - Fast access time 150 ns
 - Low power dissipation
 100 µA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V


GENERAL DESCRIPTION

The Am27X2048 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 131,072 by 16 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 150 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X2048 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μW in standby mode.

BLOCK DIAGRAM



12081B-001

Issue Date: March 1991

3-80

Amendment/0




PRODUCT SELECTOR GUIDE

Family Part No.	Am27X2048				
Ordering part No: ±5% VCC Tolerance	-155	-205			
±10% VCC Tolerance		-200	-250		
Max Access Time (ns)	150	200	250		
CE (E) Access (ns)	150	200	250		
OE (G) Access (ns)	65	75	100		

CONNECTION DIAGRAMS

Top View



LOGIC SYMBOL

77 Ao - A16 DQo - DQ15 CE (E) OE (G)


PIN DESCRIPTION

 $A_0 - A_{16}$ = Address Inputs CE (E) = Chip Enable Input DQ₀ - DQ₁₅ = Data Outputs OE (G) = Output Enable Input PGM (P) = Enable Input **VPP** = Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** Ground NC No Internal Connection DU No External Connection (Do Not Use)

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:
a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range e. Code Designation



Valid Combinations				
AM27X2048-155 AM27X2048-200 AM27X2048-205 AM27X2048-250	PC, JC, XC, PI, JI			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.



FUNCTIONAL DESCRIPTION Read Mode

The Am27X2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tAcc) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tAcc – toe.

Standby Mode

The Am27X2048 has a CMOS standby mode which reduces the maximum Vcc current to 200 μ A. It is placed in CMOS-standby when \overline{CE} is at Vcc \pm 0.3 V. The Am27X2048 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table						
Pins Mode	<u>CE</u>	ŌĒ	PGM	V PP	Outputs	
Read	VIL	VIL	х	Х	Dоит	
Output Disable	VIL	ViH	x	х	High Z	
Standby (TTL)	ViH	X	x	Х	High Z	
Standby (CMOS)	Vcc ± 0.3 V	X	x	Х	High Z	

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc

-0.6 to Vcc + 0.6 V

Vcc

-0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc)

0 to +70°C

Industriai (I) Devices

Case Temperature (Tc)

-40 to +85°C

Supply Read Voltages:

Vcc for Am27X2048-XX5

+4.75 to +5.25 V

Vcc for Am27X2048-XX0

+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = − 400 μА	2.4		٧
VaL	Output LOW Voltage	loL = 2.1 mA		0.45	٧
VIH	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
lLO	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
Icc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		50	mA
Icc2	Vcc Standby Current	CE = ViH		1.0	mA
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	lон = − 400 μA	Vcc - 0.8		V
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	V
Vн	Input HIGH Voltage		0.7 Vcc	Vcc+ 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	V
lu .	Input Load Current	Vin = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc1	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		50	mA
lcc2	Vcc Standby Current	<u>CE</u> ≈ V _{CC} ± 0.3 V		100	μА
IPР	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	PD040		PL044	
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X2048 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. TA = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)


Paramet	er Symbol	Parameter	Test			-205		
JEDEC	Standard	Description	Conditions		-155	-200	-250	Unit
tavqv	tacc	Address to	CE = OE = VIL	Min.	150	200	250	ns
		Output Delay		Max.	150	200	250	
telav	tce	Chip Enable to	ŌĒ = VIL	Min.				ns
		Output Delay		Max.	150	200	250	
tgLav	toe	Output Enable to	CE = VIL	Min.				ns
		Output Delay		Max.	65	75	100	7
tenaz	tor	Chip Enable HIGH		Min.				
tgнаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	50	60	60	ns
taxqx	tон	Output Hold		Min.	0	0	0	
		from Addresses, CE, or OE, whichever occurred first		Max.				ns

Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X2048 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- Output Load: 1 TTL gate and C_L = 100 pF Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Level—Inputs: 0.8 V and 2 V
Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



10205-009A


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tACC-TOE after the falling edge of CE without impact on tACC.
- 2. tpF is specified from \overline{OE} or \overline{CE} , whichever occurs first.



Am27X040

4 Megabit (524,288 x 8-Bit) CMOS ExpressROM™ Device

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and guaranteed
 - Lower cost
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Compatible with JEDEC-approved EPROM pinout

- High noise immunity
- **■** High performance CMOS technology
 - Fast access time-120 ns
 - Low power dissipation 100 µA maximum standby current
- Available in plastic DIP and plastic leaded chip carrier (PLCC), and in DIE form
- Latch-up protected to 100 mA from −1 V to Vcc+1 V


GENERAL DESCRIPTION

The Am27X040 is a wafer-level programmed EPROM with a standard topside for plastic packaging. It is organized as 524,288 by 8 bits and is available in plastic DIP as well as plastic leaded chip carrier (PLCC) packages. ExpressROM Devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X040 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μW in standby mode.

BLOCK DIAGRAM



12081B-001


Publication # 15654 Rev. A Amendment/0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE

Family Part No.		Am27X040					
Ordering part No: ±5% VCC Tolerance	-125	-155					
±10% VCC Tolerance		-150	-200	-250			
Max Access Time (ns)	120	150	200	250			
CE (E) Access (ns)	120	150	200	250			
OE (G) Access (ns)	50	65	75	100			

CONNECTION DIAGRAMS

Top View



Note: 1. JEDEC nomenclature is in parentheses.
2. The 32-Pin DIP to 32-Pin PLCC configuration varies from the JEDEC 28-Pin DIP to 32-Pin PLCC configuration.

LOGIC SYMBOL

Ao - A18 DQ₀ - DQ₇ CE (E) OE (G) 12081B-004

PIN DESCRIPTION


 $A_0 - A_{18}$ = Address Inputs CE (E) = Chip Enable Input $DQ_0 - DQ_7 = Data Outputs$ OE (G) = Output Enable Input Vpp = Vcc Supply Voltage Vcc = Vcc Supply Voltage **GND** = Ground NC = No Internal Connection DU No External Connection (Do Not Use)

3-90 Am27X040

ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Code Designation



Valid Com	Valid Combinations						
AM27X040-125 AM27X040-150 AM27X040-155 AM27X040-200 AM27X040-250	PC, JC, XC, PI, JI						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION Read Mode

The Am27X040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tcE). Data is available at the outputs to after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tacc – toe.

Standby Mode

The Am27X040 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μA . It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27X040 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins

are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM Device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table								
Pins Mode	CE	ŌĒ	Vpp	Outputs				
Read	VIL	VIL	х	Dout				
Output Disable	VIL	ViH	х	High Z				
Standby (TTL)	ViH	х	х	High Z				
Standby (CMOS)	Vcc ± 0.3 V	х	х	High Z				

Note: X can be either VIL or VIH



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +125°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground:

All pins except Vcc -0.6 to Vcc + 0.6 V

Vcc -0.6 to +7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Note:

During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and output may overshoot to Vcc +2.0 V for periods of up to 20 ns.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Supply Read Voltages:

V_{CC} for Am27X040–XX5 +4.75 to +5.25 V V_{CC} for Am27X040–XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
TTL and N	MOS				
Vон	Output HIGH Voltage	Іон = – 400 μΑ	2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		2.0	Vcc + 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	٧
lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
llo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, lout = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	CE = ViH		1.0	mA
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = VCC		100	μА
CMOS					
Vон	Output HIGH Voltage	Іон = - 400 µA	Vcc - 0.8		V
Val	Output LOW Voltage	lo _L = 2.1 mA		0.45	٧
ViH	Input HIGH Voltage		0.7 Vcc	Vcc+ 0.5	V
VIL	Input LOW Voltage		- 0.5	+0.8	V
lu lu	Input Load Current	VIN = 0 V to +Vcc		1.0	μА
lıo	Output Leakage Current	Vout = 0 V to +Vcc		5	μА
lcc ₁	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz, louτ = 0 mA (Open Outputs)		40	mA
lcc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V		100	μА
Ірр	Vcc Supply Current (Note 6)	CE = OE = VIL, VPP = Vcc		100	μА

CAPACITANCE (Notes 2, 3 & 7)

Parameter	Parameter		PD	PD032		PL032	
Symbol	Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vout = 0 V	12	15	9	12	pF

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27X040 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. Ta = 25°C, f = 1 MHz.
- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns.
 Maximum DC voltage on input and output may overshoot to Vcc + 2.0 V for periods of up to 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3 & 4)

Parame	ter Symbol	Parameter	Test			-155			
JEDEC	Standard	Description	Conditions	İ	-125	-150	-200	-250	Unit
tavav	tacc	Address to	CE = OE = VIL	Min.	100	150	200	050	ns
		Output Delay		Max.	120	150	200	250	
telav	tce	Chip Enable to	OE = VIL	Min.					ns
		Output Delay		Max.	120	150	200	250	
tGLQV	toe	Output Enable to	CE = VIL	Min.					ns
		Output Delay		Max.	50	65	75	100	
tehaz,	tor	Chip Enable HIGH		Min.					ns
tанаz	(Note 2)	or Output Enable HIGH, whichever comes first, to Out- put Float		Max.	40	50	60	60	115
taxox	tон	Output Hold		Min.	0	0	0	0	ns
		from Addresses, CE, or OE, whichever occurred first		Max.					113

Notes:


- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X040 must not be removed from, or inserted into, a socket or board when Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 to 2.4 V

Timing Measurement Reference Level—Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V

Am27X040 3-95


SWITCHING TEST CIRCUIT



10205-004A

C_L = 100 pF including jig capacitance

SWITCHING TEST WAVEFORM



10205-009A

AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20ns.


3-96 Am27X040

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Note:

- 1. OE may be delayed up to tACC-tOE after the falling edge of CE without impact on tACC.
- 2. tpr is specified from \overline{OE} or \overline{CE} , whichever occurs first.



SECTION 4 Flash Memories

An Introduction	n to Flash Memories	4–3
Advantages o	f AMD's 12.0 V Flash Memory Family	4–7
Am28F256	256K (32,768 x 8-Bit) CMOS Flash Memory	4–10
Am28F512	512K (65,536 x 8-Bit) CMOS Flash Memory	4–40
Am28F010	1 Megabit (131,072 x 8-Bit) CMOS Flash Merhory	4–70
Am28F020	Megabit (262,144 x 8-Bit) CMOS Flash Memory	4–101
Consideration	s for In-system Programming	4–141
Generation ar	nd Control of VPP Programming Voltage	4–152
	utline Package	



An Introduction to Flash Memory

WHAT IS FLASH MEMORY?

Flash memories are the most cost effective non-volatile alternative for high density memory applications that require in-system reprogramming.

Flash memory is born out of a marriage of EPROM and E²PROM technology. Accordingly, Flash memories incorporate the best characteristics of both devices. Flash memories are erased electrically just like E²PROMs. However, Flash memories erase the entire chip at once. This is similar to UV EPROM. Unlike E²PROM, Flash memories do not allow data to be changed on a byte by byte basis. In addition, the Am28Fxxx family of Flash memories uses a separate 12.0 V $\pm 5\%$ programming power supply for both program and erase operations. Absolute write protection is provided when the 12.0 V supply is disabled.

The Am28F010 one Megabit Flash memory can be completely reprogrammed in less than five seconds. Reprogramming includes both the erase and programming operations. This is even faster than a standard E²PROM. In addition, Flash devices eliminate the need for expensive windowed packages, unplugging devices from sockets during code changes, and the 15–20 minutes required for EPROM erasure using ultraviolet light. Since Flash memories are available in plastic packages they are ideal for todays automatic manufacturing lines.

Table One compares the basic features of U.V. EPROM, Flash memories, and E²PROMs.

Parameter	UV EPROM	Flash	E ² PROM
Erase	UV Chip Erase	Electrical Chip Erase	Electrici Byte Erase
Program	Per Byte	Per Byte	Per Byte
Program Voltage	12.5 V	12.0 V	5.0 V
Programming Method	External Programmer	In-system	In-system
Reprogramming Time (1 Megabit)	15 – 20 Minutes	5 Seconds	10 Seconds

Where Will Flash Memories Be Used?

Flash memories can be used in a wide variety of applications that today are implemented with EPROM, E²PROM, SRAM & Battery, or DRAM & Disk memory systems.

Why Is Flash Memory Cost Effective?

In order to answer this question, the total cost of reprogramming a non-volatile memory system must be considered. There are two components of the cost structure associated



with in-system reprogramming. They are the device cost and the cost of updating memory contents in-system.

The following sections illustrate the advantage of AMD's Flash memory family versus today's alternative non-volatile memories.

12.0 V Flash vs. UV EPROM

Although the current device cost of Flash memories is greater than UV EPROM, soon they will be priced at only a multiple of 1.2 times UV EPROM. The cost savings of performing in-system reprogramming with Flash memories greatly outweighs any device level cost advantage of UV EPROM. The cost savings of a Flash memory system is greatly magnified if in-system updates are repeatedly performed. The key difference as shown in table 2 is in the cost of updating memory contents.

When the code of a UV EPROM is updated the device must be removed from a socket and either erased for 15–20 minutes, reprogrammed, and then replaced, or just replaced with an entirely new device containing the updated code. This method of updating memory contents is extremely labor intensive wherever it is performed, at the prototype stage, on the manufacturing line, or especially if it is required when a system is in the field. The reoccuring cost of a service call today exceeds \$150. Logistics of implementing manual code changes are complicated if they are to be transparent to the system user. The down time associated with replacing EPROMs is reflected in the end user's loss of productivity.

In addition, when system disassembly occurs in the field to replace EPROM based code storage it impacts the overall system in two ways. First, system design may compromise the most efficient use of board layout space. The placement of the EPROM device and its socket is dictated by ease of access and replacement when the system is disassembled. Second, whenever systems are disassembled the integrity of its reliability as shipped from the factory shipped may be jeopardized. Frequently, system disassembly causes damage to boards and components. In addition, system recalibration may be required after reassembly.

Flash memories offer a superior solution. Reprogramming memory contents can be conveniently accomplished electrically in the resident system. Typically it takes only one second to erase an entire Flash memory device and only seconds to program the entire array. Memory contents may be updated in a number of ways. Reprogramming can be accomplished remotely via the communication abilities of the target system such as modem, Integrated Services Digital Networks (ISDN), or if it is part of a networked system. Updates may also be performed using existing disk drive capability. The updated code may also be distributed via floppy disks and downloaded with just a few simple strokes on the keypad.

12.0 V Flash vs. E²PROM, 5.0 V – only Flash, and SRAM & Battery

The cost of updating memory contents for each of these alternatives is essentially equivalent. Again, existing communication links can be used. A nominal cost is assigned for this procedure as listed in table 2. In this comparison the primary advantage of AMD's Flash solution is in the device cost. AMD's Flash memories will continue to parallel the density of UV EPROMs while costing only slightly more than them. This is due to the use of our EPROM-like single transistor memory cell. Because these other devices use multiple transistor memory cells, they will be hard pressed to match the future increases in device density and the inherent cost-per-bit advantage of 12.0 V Flash memories.

Since at least 60% of a memory chip is comprised of the actual memory array, any alternative to the single transistor memory cell will suffer from limits of increasing chip density, incur a 2-4x increase in silicon real estate, and have a higher manufacturing cost structure. Today's 5.0 V-only Flash memories are really only watered down versions of standard E²PROMs. They use complex, multiple transistor memory cells similar to E²PROMs. This approach to Flash memories still uses charge pumps to raise internal voltages up to

18 volts and greater. This severely stresses the memory's tunnel oxide. In part, this explains the lower endurance capability of these types of devices. 5.0 V only Flash devices have at least an order of magnitude lower cycling endurance than 12.0 V Flash memory.

In addition, non-volatile 12.0 V Flash memories are not burdened by the reliability concern of battery backed SRAMs. Why try and predict battery failure? Flash memories exhibit the time tested data retention characteristics of EPROM memory devices. There is no need for battery holders or system design compromises that permit access to the battery for replacement. Batteries are also susceptible to environmental effects of temperature and mechanical shock and vibration.

12.0 V Flash vs. DRAM & Disk Drive

The new explosive growth markets of miniature portable equipment and computers along with the associated need for transportable non-volatile memory will be another driving factor for Flash memories. This will establish Flash memories as the new memory of choice. Flash offers immediate access (instant-on) to application programs without the download time associated with transfering application code from hard disk to system memory; code is executable directly from the memory. Data files may be written and altered using the Flash memory as a rewritable storage medium. A much smaller form fit and weight factor is achieved with solid state memory versus a mechanical disk drive. Power consumption is substantially reduced and reliability increased due to the greater lifetime achieved in environmentally extreme conditions.

Table Two summarizes these issues.

_			•
Т 2	n	0	7

Device	Device Cost (256 K Density)	Update Cost	Total Cost
EPROM	\$2.00	\$150.00	\$152.00
E ² PROM	\$20.00	\$8.00	\$28.00
SRAM & Battery	\$12.00	\$8.00	\$20.00
5.0 V Flash	\$10.00 – 20.00	\$8.00	\$18.00 – 28.00
Flash & VPP Circuitry	\$5.00 \$3.00	\$8.00	\$16.00

HOW DO FLASH MEMORIES LOWER MY TOTAL SYSTEM COST?

In-System Updates

Flash memories provide immediate dividends as soon as they are reprogrammed. Code prototype time is significantly reduced because Flash memories can be updated with new code in a manner of seconds. Updates can occur on the prototype board without any disassembly. This eliminates the time required to unplug, UV erase, reprogram, and replace EPROMs.

Manufacturing Efficiency

Manufacturing processes are simplified by using Flash memories. Board level diagnostics, final system test, and customer specific configuration code can all be downloaded into the Flash memory electrically on the assembly line. Devices may be soldered directly to the system board. This eliminates the need to disassemble the system and replace socketed devices.



Time To Market

Today being first to market often separates the winners from the also rans. Since Flash memories are reprogrammable in-system, final system code is not absolutely a necessary requirement prior to shipment. As refinements and updates are made, each previously shipped system can be updated conveniently and cost effectively. Thus your entire product line can always be as up-to-date as your newest systems rolling out the factory door.

Efficient Inventory Control

Accurate product mix forecasting is an elusive capability. Changing market conditions that deviate from even the best forecasts have real world impact on a business unit's ability to be responsive to customer demands and meet quarterly goals. Flash memories offer an innovative solution to this issue. Generic hardware systems can be planned and built without exact knowledge of final product mix. Various models of one hardware platform may be configured with customer specific code prior to shipment.

This allows you to create a more flexible and cost effective finished goods inventory. You can now respond immediately to changing market demand as soon as marketing information is available.

Field Service Savings

The prohibitive costs associated with a field service call are now a thing of the past. When updates to system code or system reconfiguration is necessary, these costly service calls may be replaced with remote updates or by distributing floppy disks with new data. In this way, systems can also be reprogrammed when usage is at a minimum. The procedures required to keep all systems up to date now become transparent to the actual end user. In addition, system reliability is not compromised when remote updates are performed. System disassembly is not required. This also eliminates handling, ESD, and component damage issues.



Advantages of AMD's 12.0 V Flash Memory Family

AMD's Flash Memories Create a Defacto Industry Standard

AMD is the first company to address the issue of device compatibility. In the world of Flash memories today, no two device offerings can be used as 100% compatible alternate sources of supply. While 32-pin pinouts are assigned for Flash E²PROMs, programming software standards do not exist. This is one of the major issues that must be addressed in order to fuel the widespread use of Flash memories.

AMD is leading the way to promote a defacto industry standard pinout and software for Flash memories. AMD's approach allows our device to be used as a 100% alternate source with the Intel Flash memories. Our devices are 100% compatible with the Intel type of software commands while providing us the flexibility to enhance our device features. These enhancements are a natural extension of our years of experience in the E²PROM business.


The market acceptance of Flash memories is now accelerated by the availability of 100% software and pinout compatible devices from the two largest U.S. suppliers of non-volatile memories.

Flash Memory Technology is Evolutionary

AMD is the only Flash memory supplier that is also a major manufacturer of both EPROM and E²PROM technologies. We have transferred this experience base directly to our Flash memory technology and manufacturing process. This synergy is important because Flash memories were actually born out of a marriage of these two technologies.

We build our Flash memories on our state of the art 1.0 μ M CMOS technology on the same high volume manufacturing line used for our current EPROM and E²PROM devices. This provides the basis for our steep learning curve that will bring the cost of our 12.0 V Flash memories to within just a slight premium over UV EPROM devices.

Our many years of experience in E²PROM design and our understanding of the issues relating to in-system write operations are incorporated into our Flash memory family. In addition, the many years of manufacturing experience and constant refinements to our thin film tunnel oxide provide immediate benefits to our Flash family.



The AMD Single Transistor Memory Cell

Figure 1. The AMD Flash Memory Cell



AMD's Flash Memory Technology

This section illustrates the fundamentals of AMD's Flash memory technology. AMD's Flash memory technology is very similar to that of our UV EPROM. The main difference is associated with the erase mechanism of Fowler-Nordheim tuneling.

Program Operations

AMD's Flash memories transfer and store charge on a floating gate in a manner similar to EPROM. This provides data retention that is equivalent to that of EPROM devices. The device is programed by raising the control gate and drain terminal to a high voltage. The source terminal is grounded.

The voltage potential across the channel attracts channel electrons from the source area toward the drain. At the drain region, some of these channel electrons become "hot," The high voltage on the control gate attracts the "hot" electrons from drain area across the thin oxide where they are trapped on the floating gate.

The Programmed State

The electrons stored on the floating gate creates an electric field which turns off the memory transistor and represents a logic zero.

Erase Operations

The Flash memory cell removes charge from the floating gate like an E²PROM. The Fowler-Nordheim tuneting mechanism is used for erase operations. High voltage is applied to the source terminal while the control gate is grounded. This voltage potential causes the stored charge on the floating gate to tunnel through the thin oxide and into the source terminal. During the erase operation high voltage is applied to the source terminals of every memory cell at once. This produces the bulk erase characteristics of Flash memory.

The Erased State

Without the presence of electrons on the floating gate, the transistor is conductive and represents a logic one.

Programming Endurance

AMD's Flash memory technology incorporates the traditional EPROM programming mechanism of hot electron injection and the standard E²PROM erase mechanism of Fowler-Nordheim tunneling. AMD achieves the highest level of endurance capability by performing each of the program and erase operations on separate terminals of the memory cell. This is because programming and erase methods employ different charge transfer mechanisms. This way the memory cell can be optimized for each separate mechanism. In addition, the VPP voltage used for program and erase operations is lower than the voltages used by traditional E²PROMs. This significantly lowers the stress on the tunnel oxide during erase operations and hence extends the cycling capability of the tunnel oxide by orders of magnitude.

Manufacturing Efficiency

AMD also leads the industry as the most cost efficient manufacturer of non-volatile memories. Our EPROM experience base again offers immediate benefits to our Flash family. We continue to the lead the competition with the smallest Flash memory chips. Thus, we are positioned to be the lowest cost Flash memory supplier in the industry. This not only ensures our viability as a long term supplier but also ensures you of a ready supply of product.

Zero Wait State Systems

AMD's Flash memories let you take full advantage of your high performance microprocessor systems. Our devices lead the industry with the fastest access times available. AMD's Am28F256 and Am28F512 devices are available at 70ns and our Am28F010 one Megabit device is available at 90ns. These devices operate at typically twice the performance of our competitors. Again, this advantage is a direct result of AMD's high performance EPROM leadership.

Inadvertant Write Protection

The AMD Flash memory incorporates an on-chip state machine to determine the operating mode of the device. The state machine is accessed only via the on chip command register. In turn, the command register is only enabled when the 12.0 V VPP voltage is active. Without the VPP voltage, memory contents can not be altered.

The command register is manipulated by a combination of three control pins. The only condition valid for a write operation is when \overline{OE} is high and both \overline{CE} and \overline{WE} are low. Any other state is considered a non-write state. Data can not be transferred from the command register to the state machine if a non-write state condition exists.

The state machine requires a sequence of two-cycle bus commands to change the "state" of the Flash memory device. Should an improper sequence of commands be issued to the device it will interpret these as "illegal" commands and safely reset to the read only mode and terminate any current operation. The two-cycle bus commands tend to eliminate the potential for inadvertent writes should system glitches occur. It is unlikely that the proper sequence and timing of these glitches would resemble actual valid commands. This is an advantage over other approaches to Flash memories that simply use control pins to initiate write operations.

In addition, during system power transitions the Flash memory device automatically resets to the read mode. The command register may also be effectively locked out of transfering any commands to the state machine by tying the $\overline{\text{WE}}$ pin to the device V_{CC} pin. Thus, $\overline{\text{WE}}$ will always be in a non-write configuration until driven low by the system write control line.

Please refer to application note AN-101 for details regarding this issue.

Efficient Programming Algorithms Also Guarantee Data Retention

AMD's Flash memory programming algorithms use an interactive approach to adequately program and erase the device with a minimal number of pulses.

We guarantee data retention by using a similar margin verify concept employed by EPROM programming algorithms. During the verify mode an internally generated margin verify voltage is applied to each addressed memory location. The verify voltage is generated internally on chip from the static 12.0 V VPP supply. In this way, data retention is guaranteed to equal that of EPROM memories.

Generating V_{PP} Programming Voltages

In many of today's systems a regulated 12.0 V supply is available. If this is not the case, there are many alternatives for generating this voltage. They vary from DC/DC or analog convertors that can pump up 5.0 V from the system Vcc to the regulated 12.0 V VPP supply. In addition, there are many DC/DC convertors that take higher incoming voltages and step them down to the regulated VPP output voltage.

The cost of implementing the voltage generation typically costs less than a fraction of the Flash memory itself and best of all it can be amortized over the entire Flash memory array. Many of these solutions offer enough programming current to program and erase four (4) devices in parallel. This would be sufficient for many of today's 32-bit word systems.

Please refer to application note AN-102 for details regarding this issue.

Advanced Micro Devices

Am28F256

32,768 x 8-Bit CMOS Flash Memory

DISTINCTIVE CHARACTERISTICS

- High performance
 - 90 ns maximum access time
- Low power consumption
 - 30 mA maximum active current
 - 100 μA maximum standby current
- Compatible with JEDEC-standard byte-wide pinouts
 - 32-pin DIP
 - 32-pin PLCC
- 10,000 erase/program cycles
- Program and erase voltage 12.0 V ±5%
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

- Flasherase[™] Electrical Bulk Chip-Erase
 - One second typical chip-erase
- Flashrite[™] Programming
 - 10 µs typical byte-program
 - Less than 0.5 second typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
 - Low cost single transistor memory cell

GENERAL DESCRIPTION

The Am28F256 is a 256K "Flash" electrically erasable, electrically programmable read only memory organized as 32K bytes of 8 bits each. The Am28F256 is packaged in 32-Pin PDIP and PLCC versions which allow for upgrades to the 2 Megabit density. The device is also offered in ceramic DIP and LCC packages. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers.

The standard Am28F256 offers access times as fast as 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F256 has separate chip enable (\overline{CE}) and output enable (\overline{OE}) controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F256 uses a command register to manage this functionality, while maintaining a standard 32-Pin pinout. The command register allows for 100% TTL pinout control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F256 uses a 12.0 V ± 5% Vps supply to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from –1 V to Vcc+1 V.


The Am28F256 is byte programmable using 10 μs programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the Am28F256 is less than one half a second. The entire chip is bulk erased using 10ms erase pulses according to AMD's Flasherase algorithm. Typical erasure at room temperature is accomplished in less than one second. The windowed package and the 15–20 minutes required for EPROM erasure using ultraviolet light are eliminated.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F256 is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

AMD's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F256 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

Publication# 11560 Rev. C Amendment/0 Issue Date: March 1991

BLOCK DIAGRAM



11561-001B

PRODUCT SELECTOR GUIDE

Family Part No.	Am28F256				
Ordering part No:					
± 10% Vcc Tolerance	-90	-120	-150	-200	
± 5% Vcc Tolerance	-95	_	_	_	
Max Access Time (ns)	90	120	150	200	
CE (E) Access (ns)	90	120	150	200	
OE (G) Access (ns)	35	50	75	75	


CONNECTION DIAGRAMS

DIP

VPP [32 🛮 Vcc 31 D WE (W) NC [2 ис П 30 NC 3 A12 [29 A₁₄ A7 🛮 5 28 A13 27 6 A6 📙 ∐ A8 A5 🛚 7 26 🛛 A9 25 A₁₁ A4 [8 24 DE(G) 9 A3 [] A₂ 10 23 A₁₀ 22 TE (E) A1 [] 11 A₀ 12 21 DQ7 DQ₀ 13 20 DQ6 DQ₁ 14 19 DQ5 DQ₂ 18 DQ4 15 Vss 🗌 16 17 DQ3


11560-002A

PLCC*



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




^{*} Also available in LCC.

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination)

is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Reprogram Cycles d. Package Type
- e. Temperature Range
- f. Optional Processing



Valid Combinations				
AM28F256-90 AM28F256-95	C4PC, C4JC, C4PCB, C4JCB, C3PC, C3JC, C3PCB, C3JCB			
AM28F256-120 AM28F256-150 AM28F256-200	C4PC, C4PI, C4JC, C4JI, C4PCB, C4PIB, C4JCB, C4JIB, C4PE, C4PEB, C4JE, C4JEB C4JI, C3PC, C3PI, C3JC, C3JI, C3PCB, C3PIB, C3JCB, C3JIB, C3PE, C3PEB, C3JE, C3JEB			

Valid Combinations

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.




ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Reprogram cycles
- d. Device Class
- e. Package Type
- f. Lead Finish



Valid Combinations				
AM28F256-120				
AM28F256-150	C4/BXA, C4/BUA C3/BXA, C3/BUA			
AM28F256-200	C3/BAA, C3/BOA			

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION

A0 - A14

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

$DQ_0 - DQ_2$

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

CE (E)

The Chip Enable active low input activates the chip'scontrol logic and input buffers. Chip Enable high deselects the device and operates the chip in stand-by mode.

OE (G)

The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

WE (W)

The Write Enable active low input controls the write function of the command register to the memory array.

The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse.

Vpp

Power supply for erase and programming. VPP must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when VPP \leq Vcc +2V.

Vcc

Power supply for device operation. (5.0V \pm 5% or 10%)

Vss

Ground

NC

No Connect-corresponding pin is not connected internally to the die.



BASIC PRINCIPLES

The Am28F256 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0V ± 5% power supply.

Read Only Memory

Without high V_{PP} voltage, the Am28F256 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the VPP pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F256's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F256 is designed to support either $\overline{\text{WE}}$ or $\overline{\text{CE}}$ controlled writes. During a system write cycle, addresses are latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ whichever occurs last. Data is latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ whichever occur first. To simplify the following discussion, the $\overline{\text{WE}}$ pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the $\overline{\text{WE}}$ signal.

Overview of Erase/Program Operations Erase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note:

The Flash memory array must be completely programmed prior to erasure. Refer to the Flasherase Algorithm.

- Set-up Erase: Write the Set-up Erase command to the command register.
- 2. **Erase:** Write the Erase command (same as Set-up Erase command) to the command register again.

The second command initiates the erase operation. The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Eraseverify command.

3. Erase-verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.

Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

- Set-up Program: Write the Set-up Program command to the command register.
- Program: Write the Program command to the command register with the appropriate Address and Data. The system software routines must now timeout the program pulse width (10 μs) prior to issuing the Program-verify command.
- Program-verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.



FUNCTIONAL DESCRIPTION Description Of User Modes

Table 1. Am28F256 User Bus Operations

	Operation	CE (E)	ŌĒ (G)	WE (W)	V _{PP} (Note 1)	Ao	As	1/0
	Read	VIL	VIL	Х	VPPL	Ao	A ₉	Dоит
	Standby	ViH	Х	X	VPPL	Х	Х	HIGH Z
Read-Only	Output Disable	VIL	Vıн	ViH	VPPL	Х	Х	HIGH Z
	Auto-select Manufacturer Code (Note 2)	VIL	VIL	ViH	VPPL	VIL	V _{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	VIL	VIL	ViH	VPPL	ViH	V _{ID} (Note 3)	CODE (A1H)
	Read	VIL	VIL	ViH	VPPH	Ao	A9	Dout (Note 4)
Read/Write	Standby (Note 5)	ViH	Х	Х	VPPH	Х	Х	HIGH Z
	Output Disable	VIL	ViH	VIH	VPPH	Х	Х	HIGH Z
	Write	VIL	Viн	VIL	Vррн	Ao	Ag	D _{IN} (Note 6)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels, V_{PPL} = V_{PP} < V_{CC} + 2V, See DC Characteristics for voltage levels of V_{PPH}, 0V < An <V_{CC} + 2V, (normal TTL or CMOS input levels, where n = 0 or 9).

Notes:

- VPPL may be grounded, connected with a resistor to ground, or ≤ VCC +2.0V. VPPH is the programming voltage specified
 for the device. Refer to the DC characteristics. When VPP = VPPL, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3. $11.5 \le V_{ID} \le 13.0V$
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is Icc + IPP (standby).
- 6. Refer to Table 3 for valid D_{IN} during a write operation.
- 7. All inputs are Don't Care unless otherwise stated, where Don't Care is either VIL or VIH levels. In the Auto select mode all addresses except A9 and A0 must be held at VIL.

READ ONLY MODE

VPP < Vcc + 2V

Command Register Inactive

Read

The Am28F256 functions as a read only memory when VPP < Vcc + 2V. The Am28F256 has two control functions. Both must be satisfied in order to output data. CE controls power to the device. This pin should be used for specific device selection. OE controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time tacc is equal to the delay from stable addresses to valid output data. The chip enable access time to is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable at least tacc – toe).

Standby Mode

The Am28F256 has two standby modes. The CMOS standby mode (\overline{CE} input held at $V_{CC} \pm 0.5V$), consumes less than 100 μ A of current. TTL standby mode (\overline{CE} is held at V_{IH}) reduces the current requirements to less than 1mA. When in the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when \overline{OE} is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

Programming in A Prom Programmer

To activate this mode, the programming equipment must force $V_{\rm ID}$ (11.5V to 13.0V) on address A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$, and $V_{\rm PP}$ must be less than or equal to $V_{\rm CC}$ + 2.0V while using this Auto select mode. Byte 0 (A_0 = $V_{\rm IL}$) represents the manufacturer code and byte 1 (A_0 = $V_{\rm IH}$) the device identifier code. For the Am28F256 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F256 Auto Select Code

Туре	Ao	Code (HEX)	DQ ₇	DQ ₆	DQ5	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer Code	V _{IL}	01	0	0	0	0	0	0	0	1
Device Code	ViH	A1	1	0	1	0	0	0	0	1

ERASE, PROGRAM, AND READ MODE

V_{PP} = 12.0 V ± 5% Command Register Active Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing \overline{WE} and \overline{CE} to V_{IL} , while \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} , while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used.

Register bits R_7-R_0 correspond to the data inputs DQ_7-DQ_0 (Refer to Table 3). Register bits R_7-R_5 store the command data. All register bits R_4 to R_0 must be zero. The only exceptions are: the reset command, when FFH is written to the register and Auto select, when 90H or 80H is written to the register.

The device requires the \overline{OE} pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, \overline{OE} must be V_{IH}, and \overline{CE} and \overline{WE} must be V_{IL}. If any pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the VPP pin. The device operates as a read only memory. High voltage on the VPP pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 4 defines these register commands.

Read Command

Memory contents can be accessed via the read command when VPP is high. To read from the device, write 00H into the command register. Wait 6µs before reading the first accessed address location. All subsequent Read operations take tacc. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon VPP power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the VPP power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Command Register

Data Input/Output	DQ ₇	DQ ₆	DQ₅	DQ4	DQ₃	DQ ₂	DQ ₁	DQ ₀
Command Register	R ₇	R ₆	R ₅	R ₄	Rз	R ₂	R ₁	R₀
Data/Commands (Notes 1, 2)	Х	Х	Х	Х	Х	Х	Х	Х

Notes:

- 1. See Table 4 Am28F256 Command Definitions
- 2. X = Appropriate Data or Register Commands

Table 4. Am28F256 Command Definitions

	First Bus Cy	cle		Second Bus Cycle		
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)
Read Memory (Notes 6, 7)	Write	X	00H/FFH	Read	RA	RD
Read Auto select	Write	X	80H or 90H	Read	00H/01H	01H/A1H
Set-up Erase/Erase (Note 4)	Write	х	20H	Write	Х	20H
Erase-Verify (Note 4)	Write	EA	A0H	Read	Х	EVD
Set-up Program/Program (Note 5)	Write	Х	40H	Write	PA	PD
Program-Verify (Note 5)	Write	X	C0H	Read	X	PVD
Reset (Note 7)	Write	X	FFH	Write	X	FFH

Notes:

- 1. Bus operations are defined in Table 1.
- 2. RA = Address of the memory location to be read.
 - EA = Address of the memory location to be read during erase-verify.
 - PA = Address of the memory location to be programmed.

Addresses are latched on the falling edge of the WE pulse.

- 3. RD = Data read from location RA during read operation.
 - EVD = Data read from location EA during erase-verify.
 - PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
 - PVD = Data read from location PA during program-verify. PA is latched on the Program command.
- 4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.
- 5. Figure 2 illustrates the Flashrite Programming Algorithm.
- Wait 6 μs after first Read command before accessing the data. When the second bus command is a Read command, all subsequent Read operations take tACC.
- 7. Please refer to Reset Command section on page 5-18.

Erase Sequence

Set-up Erase/Erase Commands

Set-up Erase

Set-up Erase is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Set-up Erase operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the $\overline{\text{WE}}$ pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V_{PP} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the WE pulse. The rising edge of the WE pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F256 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of WE. The process continues for each byte in

the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Set-up Erase/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 5, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical erase.

sure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The erase-verify command must be written to the register in order to terminate the erase operation. During the erase operations, the local microprocessor must be dedicated to run software timing routines (erase in 10ms) as specified in AMD's Flasherase algorithm.

Should a system interrupt occur during an erase operation, always write the Erase-verify command prior to executing an interrupt sequence.




Figure 1. Flasherase Electrical Erase Algorithm



Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on VPP, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F256 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flash-rite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accom-

plished using the Flashrite programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 100 pulses (1 second). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase operations are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. Erasure typically occurs in one second. The entire sequence of erase and byte verification is performed with high voltage applied to the VPP pin. Figure 1 illustrates the electrical erase algorithm.

Table 5. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) Note: Use Flashrite programming algorithm (Figure 2) for programming.
Standby		Wait for Vpp ramp to Vpph (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Set-Up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twhwh2)
Write	Erase-verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6μs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for Vpp ramp to Vppl (Note 1)

Notes:

- See DC Characteristics for value of VPPH or VPPL. The VPP power supply can be hard-wired to the device or switchable.
 When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- 2. Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.
- 3. The erase algorithm Must Be Followed to ensure proper and reliable operation of the device.




Figure 2. A.C. Waveforms For Erase Operations

Analysis Of Erase Timing Waveform

Note:

This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flasherase algorithm.

Set-up Erase/Erase

This analysis illustrates the use of two-cycle erase commands (section A&B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this WE pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-out

A software timing routine (10ms duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Erase-verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (A0H). This command terminates the erase op-

eration on the rising edge of the \overline{WE} pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the WE pulse.

Another software timing routine (6µs duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).

During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 100 erase pulses are required.

Notes:

- 1. All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.
- 2. The erase verify command must be written to terminate the erase operation. Should a system interrupt occur during an erase operation, always write the eraseverify command prior to executing an interrupt sequence.

Programming Sequence Set-up Program/Program Command

Set-up Program

The Am28F256 is programmed byte by byte. Bytes may be programmed sequentially or at random. Set-up Program is the first of a two-cycle program command. It stages the device for byte programming. The Set-up Program operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next WE pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second WE pulse. Addresses and data are internally latched on the falling and rising edge of the WE pulse respectively. The rising edge of WE also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the VPP pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verity Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this WE pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F256 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Set-up Program/Program). Figure 3 and Table 6 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F256 Flashrite programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite programming algorithm uses 10 microsecond programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the VPP pin. Figure 3 and Table 6 illustrate the programming algorithm.




Figure 3. Flashrite Programming Algorithm

Table 6. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for VPP ramp to VPPH (Note 1) Initialize pulse counter
Write	Set-Up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twнwн1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6μs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- 2. Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.




Figure 4. A.C. Waveforms for Programming Operations

Analysis Of Program Timing Waveforms

Set-up Program/Program

Two-cycle write commands are required for program operations (section A&B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of WE respectively (section B). The rising edge of this WE pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-out

A software timing routine (10 μ s duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Program-verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command

(C0H). This command terminates the programming operation on the rising edge of the \overline{WE} pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6µs duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

Note:

The program-verify operation must be written to terminate the programming operation. Should a system interrupt occur during a programming operation, always write the program-verify command prior to executing an interrupt sequence.

4–26 Am28F256

Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

- The first delay is associated with the VPP rise-time when VPP first turns on. The capacitors on the VPP bus cause an RC ramp. After switching on the VPP, the delay required is proportional to the number of devices being erased and the 0.1μF/device. VPP must reach its final value 100ns before commands are executed.
- 2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse, or the device may continue to erase until the memory cells are driven into depletion (over-erasure). Should this happen the internal circuitry will no longer select unique addresses. A symptom of over-erasure is an error attempting to program the next time. Occasionally it is possible to recover over-erased devices by programming all of the locations with 00H data.
- 3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.
- 4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 μs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note:

Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by imple-

menting a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified seperately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-up Sequence

Vcc Prior to Vpp

The Am28F256 powers-up in the Read only mode. In addition, the memory contents may only be altered after successful completion of a two step command sequence.

Vpp Prior to Vcc

When Vcc = 0 V, the V_{PP} voltage is internally disabled from the device. Memory contents cannot be altered. With V_{PP} = 12 V, the Flash device resets to the Read mode when Vcc rises above 2 V.

Power supply sequencing is not required.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command, write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.



Auto Select Command

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Programming In-system

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature

codes by raising A_9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F256 contains an Auto Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code A1H (See Table 2). To terminate the operation, it is necessary to write another valid command into the register (See Table 3).



Storage Temperature

ABSOLUTE MAXIMUM RATINGS

- 65°C to +150°C Ceramic Packages Plastic Packages - 65°C to +125°C Ambient Temperature with Power Applied - 55°C to + 125°C Voltage with Respect To Ground - 2.0V to 7.0V All pins except A₉ and V_{PP} (Note 1) - 2.0V to 7.0V Vcc (Note 1) -2.0V to 14.0V A₉ (Note 2) VPP (Note 2) - 2.0V to 14.0V **Output Short Circuit Current (Note 3)** 200mA

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc + 0.5 V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- 2. Minimum DC input voltage on Ag and VPP pins is -0.5V. During voltage transitions, As and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on Ag and Vpp is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES Commercial (C) Devices 0°C to +70°C Case Temperature (Tc) Industrial (I) Devices - 40°C to +85°C Case Temperature (Tc) **Extended (E) Devices** - 55°C to +125°C Case Temperature (Tc) Military (M) Devices - 55°C to +125°C Case Temperature (Tc) **Vcc Supply Voltages** + 4.75V to +5.25V Vcc for Am28F256-X5 + 4.50V to +5.50V Vcc for Am28F256-XX0 **VPP Supply Voltages** - 0.5V to +12.6V + 11.4V to +12.6V

Program, Erase, and Verify




MAXIMUM OVERSHOOT Maximum Negative Input Overshoot



11561-009A

Maximum Negative Overshoot Waveform


Maximum Positive Input Overshoot



11561-010A

Maximum Positive Overshoot Waveform

Maximum V_{PP} Overshoot



11561-011A

Maximum Vpp Overshoot Waveform

4–30 Am28F256



DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted). (Notes 1–3)

DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

		PRELIMINARY			,					
Parameter Symbol	Symbol Parameter Description Test Conditions Min. Max. Unit									
lu	Input Leakage Current	Vcc - Vcc Max., VIN = Vcc or Vss		± 1.0	μΑ					
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μА					
Iccs	Vcc Standby Current	Vcc - Vcc Max. CE = V _I H		1.0	mA					
Icc1	Vcc Active Read Current	Vcc - Vcc Max., \overline{CE} = V _{IL} , \overline{OE} = V _{IH} lout = 0 mA, at 6 MHz		30	mA					
Icc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA					
lcc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA					
IPPS	VPP Standby Current	VPP = VPPL		± 1.0	μΑ					
IPP1	VPP Read Current	VPP = VPPH VPP = VPPL	-	200 ± 1.0	μΑ					
IPP2	VPP Programming Current	V _{PP} = V _{PPH} Programming in Progress		30	mA					
IPP3	V _{PP} Erase Current	V _{PP} = V _{PPH} Erasure in Progress		30	mA					
ViL	Input Low Voltage		-0.5	0.8	٧					
ViH	Input High Voltage		2.0	Vcc + 0.5	٧					
Vol	Output Low Voltage	loL = 5.8 mA Vcc = Vcc Min.		0.45	٧					
Vон1	Output High Voltage	IoH = -2.5 mA Vcc = Vcc Min.	2.4		٧					
ViD	A ₉ Auto Select Voltage	A9 = VID	11.5	13.0	٧					
lib	A ₉ Auto Select Current	Ag = VID Max. Vcc - Vcc Max.		50	μА					
VPPL	V _{PP} during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	V					
Vррн	V _{PP} during Read/Write Operations		11.4	12.6	٧					



DC CHARACTERISTICS-CMOS COMPATIBLE

		PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., V _{IN} = Vcc or Vss		± 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μА
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = Vcc ± 0.5 V		100	μА
Icc1	Vcc Active Read Current	Vcc - Vcc Max., CE = V _{IL} , OE = V _{IH} lout = 0 mA, at 6 MHz		30	mA
lcc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
Іссз	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	VPP = VPPL		± 1.0	μΑ
IPP1	VPP Read Current	VPP = VPPH		200	μА
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress		30	mA
IPP3	VPP Erase Current	V _{PP} = V _{PPH} Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	٧
ViH	Input High Voltage		0.7Vcc	Vcc + 0.5	٧
Vol	Output Low Voltage	lot - 5.8 mA Vcc - Vcc Min.		0.45	٧
Vон1	Output High Voltage	loн = -2.5 mA, Vcc = Vcc Min.	0.85 Vcc		v
V _{OH2}	Output High Voltage	Іон ـ –100 μA, Vcc ـ Vcc Min.	Vcc -0.4		V
ViD	As Auto Select Voltage	A9 = VID	11.5	13.0	٧
liD	As Auto Select Current	A9 = V _{ID} Max. Vcc - Vcc Max.		50	μА
VPPL	V _{PP} during Read-Only Operations	Note: Erase/ Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	٧
VPPH	V _{PP} during Read/Write Operations		11.4	12.6	٧

Notes:

- 1. Caution: the Am28F256 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 2. Icc₁ is tested with \overline{OE} = V_{IH} to simulate open outputs.
- 3. Maximum active power usage is the sum of ICC and IPP.



PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	рF
CIN2	VPP Input Capacitance	VPP = 0	8	12	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified. AC CHARACTERISTICS-Read Only Operation (Notes 1– 2)

	PRELIMINARY							
	ameter							
	nbols			-90	-120	-150	-200	
JEDEC	Standard	Parameter Description		-95				Unit
tavav	trc	Read Cycle Time	Min. Max.	90	120	150	200	ns
telav	tce	Chip Enable Access Time	Min. Max.	90	120	150	200	ns
tavqv	tacc	Address Access Time	Min. Max.	90	120	150	200	ns
t GLQV	toe	Output Enable Access Time	Min. Max.	35	50	75	75	ns
telax	tız	Chip Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
t EHQZ	tor	Chip Disable to Output in High Z	Min. Max.	25	30	35	35	ns
tGLQX	toLz	Output Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
tgнаz	tor	Output Disable to Output in High Z	Min. Max.	25	30	35	35	ns
taxqx	tон	Output Hold from first of Address, CE, or OE Change	Min. Max.	0	0	0	0	ns
twhgl		Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tvcs		Vcc Set-up Time to Valid Read	Min. Max.	50	50	50	50	μs

Notes:

- Output Load (except Am28F256-95): 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 10 ns, Input Pulse levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V
- 2. The Am28F256-95 Output Load: 1 TTL gate and C_L = 30 pF Input Rise and Fall Times: \leq 10 ns Input Pulse levels: 0 to 3 V

Timing Measurement Reference Level: 1.5 V inputs and outputs.

3. tycs is guaranteed by design not tested.



AC CHARACTERISTICS-Write/Erase/Program Operations (Notes 1-4)

		PREL	IMINARY					
	ameter				Am2	8F256		
Syr JEDEC	nbols	Barameter Description		-90	-120	-150	-200	limia
	Standard	Parameter Description		-95				Unit
tavav	twc	Write Cycle Time	Min. Max.	90	120	150	200	ns
tavwl	tas	Address Set-Up Time	Min. Max.	0	0	0	0	ns
twlax	tah	Address Hold Time	Min. Max.	45	50	60	75	ns
tovwh	tos	Data Set-Up Time	Min. Max.	45	50	50	50	ns
twndx	tрн	Data Hold Time	Min. Max.	10	10	10	10	ns
twhgL	twn	Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tghwl		Read Recovery Time before Write	Min. Max.	0	0	0	0	μs
telwl	tcs	Chip Enable Set-Up Time	Min. Max.	0	0	0	0	ns
twheh	tсн	Chip Enable Hold Time	Min. Max.	0	0	0	0	ns
twLwH	twp	Write Pulse Width	Min. Max.	45	50	50	50	ns
twhwL	twpн	Write Pulse Width HIGH	Min. Max.	20	20	20	20	ns
twhwh1		Duration of Programming Operation	Min. Max.	10 25	10 25	10 25	10 25	μs
twhwh2		Duration of Erase Operation	Min. Max.	9.5 10.5	9.5 10.5	9.5 10.5	9.5 10.5	ms
tehvp		Chip Enable Set-Up Time to V _{PP} Ramp	Min. Max.	100	100	100	100	ns
tvpel		V _{PP} Set-Up Time to Chip Enable LOW	Min. Max.	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable Low	Min. Max.	50	50	50	50	μs
tvppr		V _{PP} Rise Time 90% V _{PPH}	Min. Max.	500	500	500	500	ns
tvppf		VPP Fall Time 90% VPPL	Min. Max.	500	500	500	500	ns

Notes:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- All devices except Am28F256-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V
 Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- Am28F256-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V

4–34 Am28F256




Figure 5. AC Waveforms for Read Operations




Figure 6. A.C. Waveforms for Erase Operations





Figure 7. A.C. Waveforms for Programming Operations


SWITCHING TEST CIRCUIT




11561-012A

C_L = 100 pF including jig capacitance (30 pF for Am28F256-95)

SWITCHING TEST WAVEFORMS





All Devices Except Am28F256-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

For Am28F256-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

08007-003A



ERASE AND PROGRAMMING PERFORMANCE

	Limits				
Parameter	Min.	Тур.	Max.	Unit	Comments
Chip Erase Time		0.5 (Note 1)	10	S	Excludes 00H programming prior to erasure
Chip Programming Time		0.5 (Note 1)	6	S	Excludes system-level overhead
Erase/Program Cycles					
Am28F256-95C4JC	10,000			Cycles	
Am28F256-95C3JC	1,000			Cycles	

Note:

LATCHUP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to Vss on all pins except I/O pins		
(Including A ₉ and V _{PP})	– 1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	– 1.0 V	Vcc + 1.0 V
Current	– 100 mA	+ 100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a	time.	

^{1. 25°}C, 12V VPP

Am28F512

65,536 x 8-Bit CMOS Flash Memory

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High performance
 - 90 ns maximum access time
- Low power consumption
 - 30 mA maximum active current
 - 100 μA maximum standby current
- Compatible with JEDEC-standard byte-wide pinouts
 - 32-pin DIP
 - 32-pin PLCC
- 10,000 erase/program cycles
- Program and erase voltage 12.0 V ±5%
- Latch-up protected to 100 mA
 from -1 V to Vcc +1 V

- Flasherase[™] Electrical Bulk Chip-Erase
 - One second typical chip-erase
- Flashrite[™] Programming
 - 10 us typical byte-program
 - Less than 1 second typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
 - Low cost single transistor memory cell

GENERAL DESCRIPTION

The Am28F512 is a 512K "Flash" electrically erasable, electrically programmable read only memory organized as 64K bytes of 8 bits each. The Am28F512 is packaged in 32-pin PDIP and PLCC versions which allow for upgrades to the 2 Megabit density. The device is also offered in ceramic DIP and LCC packages. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers.

The standard Am28F512 offers access times as fast as 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F512 has separate chip enable (\overline{CE}) and output enable (\overline{OE}) controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F512 uses a command register to manage this functionality, while maintaining a standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F512 uses a 12.0 V \pm 5% VPP supply to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from -1 V to Vcc+1 V.

The Am28F512 is byte programmable using 10 µs programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the Am28F512 is less than one second. The entire chip is bulk erased using 10ms erase pulses according to AMD's Flasherase algorithm. Typical erasure at room temperature is accomplished in less than one second. The windowed package and the 15–20 minutes required for EPROM erasure using ultraviolet light are eliminated.


Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F512 is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

AMD's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F512 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

Publication# 11561 Rev. C Amendment/0 Issue Date: March 1991




BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE


Family Part No.	Am28F512						
Ordering part No:	1						
± 10% Vcc Tolerance	-90	-120	-150	-200			
± 5% Vcc Tolerance	-95		_	_			
Max Access Time (ns)	90	120	150	200			
CE (E) Access (ns)	90	120	150	200			
OE (G) Access (ns)	35	50	75	75			

CONNECTION DIAGRAMS



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




^{*} Also available in LCC.



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Reprogram Cycles
- d. Package Type e. Temperature Range
- f. Optional Processing



Tanu Combinations						
AM28F512-95 AM28F512-90	C4PCB, C4JCB, C4PC, C4JC, C3PC, C3JC, C3PCB, C3JCB					
AM28F512-120 AM28F512-150 AM28F512-200	C4PC, C4PI, C4JC, C4PCB, C4PIB, C4JCB, C4JIB, C4PE, C4PEB, C4JE, C4JEB, C4JI, C3PC, C3PI, C3PCB, C3PIB, C3JCB, C3JIB, C3PE, C3PEB, C3JE, C3JEB, C3JC, C3JI					

Valid Combinations

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


4-43



ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option
- c. Reprogram cycles
- d. Device Class
- e. Package Type
- f. Lead Finish



Valid Combinations						
AM28F512-120						
AM28F512-150	C4/BXA, C4/BUA					
AM28F512-200	C3/BXA, C3/BUA					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

$A_0 - A_{15}$

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

DQo-DQ7

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

CE (E)

The Chip Enable active low input activates the chip'scontrol logic and input buffers. Chip Enable high will deselect the device and operates the chip in standby mode.

OE (G)

The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

WE (W)

The Write Enable active low input controls the write function of the command register to the memory array. The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse.

Vpp

Power supply for erase and programming. VPP must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when $V_{PP} \le V_{CC} + 2V$.

Vcc

Power supply for device operation. (5.0V \pm 5% or 10%)

Vss

Ground

NC

No Connect-corresponding pin is not connected internally to the die.

BASIC PRINCIPLES

The Am28F512 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0V ± 5% power supply.

Read Only Memory

Without high V_{PP} voltage, the Am28F512 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the VPP pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F512's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F512 is designed to support either \overline{WE} or \overline{CE} controlled writes. During a system write cycle, addresses are latched on the falling edge of \overline{WE} or \overline{CE} whichever occurs last. Data is latched on the rising edge of \overline{WE} or \overline{CE} whichever occurfirst. To simplify the following discussion, the \overline{WE} pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the \overline{WE} signal.

Overview of Erase/Program Operations Erase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note:

The Flash memory array must be completely programmed prior to erasure. Refer to the Flasherase Algorithm.

- Set-up Erase: Write the Set-up Erase command to the command register.
- Erase: Write the Erase command (same as Set-up Erase command) to the command register again.

The second command initiates the erase operation. The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Eraseverify command.

3. Erase-verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.

Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

- Set-up Program: Write the Set-up Program command to the command register.
- Program: Write the Program command to the command register with the appropriate Address and Data. The system software routines must now timeout the program pulse width (10 μs) prior to issuing the Program-verify command.
- 3. Program-verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.

FUNCTIONAL DESCRIPTION Description Of User Modes

Table 1. Am28F512 User Bus Operations

	Operation	CE (E)	OE (G)	WE (W)	V _{PP} (Note 1)	Ao	A9	I/O
	Read	VIL	VIL	X	VPPL	Αo	A9	Dоит
	Standby	VIH	X	Х	VPPL	Х	X	HIGH Z
Read-Only	Output Disable	VIL	ViH	ViH	VPPL	Х	Х	HIGH Z
	Auto-select Manufacturer Code (Note 2)	VıL	VIL	Viн	VPPL	VIL	V _{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	VIL	VIL	ViH	VPPL	ViH	V _{ID} (Note 3)	CODE (25H)
	Read	VIL	VIL	Viн	Vppн	Ao	A9	Dout (Note 4)
Read/Write	Standby (Note 5)	ViH	Х	Х	VPPH	Х	Х	HIGH Z
riodd, write	Output Disable	VIL	ViH	ViH	VPPH	Х	Х	HIGH Z
	Write	ViL	Vін	VIL	V _{РРН}	A ₀	A9	Din (Note 6)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels, V_{PPL} = V_{PP} < V_{CC} + 2V, See DC Characteristics for voltage levels of V_{PPH}, 0V < An <V_{CC} + 2V, (normal TTL or CMOS input levels, where n = 0 or 9).

Notes:

- VPPL may be grounded, connected with a resistor to ground, or ≤ VCC +2.0V. VPPH is the programming voltage specified
 for the device. Refer to the DC characteristics. When VPP = VPPL, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3. $11.5 \le VID \le 13.0V$
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is ICC + IPP (standby).
- 6. Refer to Table 3 for valid D_{IN} during a write operation.
- 7. All inputs are Don't Care unless otherwise stated, where Don't Care is either VIL or VIH levels. In the Auto select mode all addresses except A9 and A0 must be held at VIL.

READ ONLY MODE

 $V_{PP} < V_{CC} + 2 V$

Command Register Inactive

Read

The Am28F512 functions as a read only memory when $V_{PP} < V_{CC} + 2 V$. The Am28F512 has two control functions. Both must be satisfied in order to output data. \overline{CE} controls power to the device. This pin should be used for specific device selection. \overline{OE} controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time tacc is equal to the delay from stable addresses to valid output data. The chip enable access time tce is the delay from stable addresses and stable $\overline{\text{CE}}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{\text{OE}}$ to valid data at the output pins (assuming the addresses have been stable at least tacc – toe).

Standby Mode

The Am28F512 has two standby modes. The CMOS standby mode (\overline{CE} input held at Vcc \pm 0.5 V), consumes less than 100 μ A of current. TTL standby mode (\overline{CE} is held at V_{IH}) reduces the current requirements to less than 1 mA. When in the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when \overline{OE} is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

Programming In A Prom Programmer

To activate this mode, the programming equipment must force $V_{\rm ID}$ (11.5 V to 13.0 V) on address A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$, and $V_{\rm PP}$ must be less than or equal to $V_{\rm CC}$ + 2.0 V while using this Auto select mode. Byte 0 (A_0 = $V_{\rm IL}$) represents the manufacturer code and byte 1 (A_0 = $V_{\rm IH}$) the device identifier code. For the Am28F512 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F512 Auto Select Code

Туре	Ao	Code (HEX)	DQ ₇	DQ ₆	DQ5	DQ4	DQ₃	DQ ₂	DQ ₁	DQ₀
Manufacturer Code	ViL	01	0	0	0	0	0	0	0	1
Device Code	ViH	25	0	0	1	0	0	1	0	1

ERASE, PROGRAM, AND READ MODE

V_{PP} = 12.0 V ± 5% Command Register Active Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing \overline{WE} and \overline{CE} to V_{IL} , while \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} , while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used.

Register bits R_7-R_0 correspond to the data inputs DQ_7-DQ_0 (Refer to Table 3). Register bits R_7-R_5 store the command data. All register bits R_4 to R_0 must be zero. The only exceptions are: the reset command, when FFH is written to the register and Auto select, when 90H or 80H is written to the register.

The device requires the \overline{OE} pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, \overline{OE} must be V_{IH} , and \overline{CE} and \overline{WE} must be V_{IL} . If any pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the VPP pin. The device operates as a read only memory. High voltage on the VPP pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 4 defines these register commands.

Read Command

Memory contents can be accessed via the read command when VPP is high. To read from the device, write 00H into the command register. Wait 6 μs before reading the first accessed address location. All subsequent Read operations take tacc. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon VPP power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the VPP power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Command Register

Data Input/Output	DQ ₇	DQ ₆	DQ ₅	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ₀
Command Register	R ₇	R ₆	R ₅	R4	Rз	R ₂	R ₁	R₀
Data/Commands*	Х	Х	Х	Х	Х	Х	Х	Х

* Notes:

- 1. See Table 4 Am28F512 Command Definitions
- 2. X = Appropriate Data or Register Commands

Table 4. Am28F512 Command Definitions

•	First Bus Cy	cle		Second Bus Cycle			
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)	
Read Memory (Notes 6, 7)	Write	Х	00H/FFH	Read	RA	RD	
Read Auto select	Write	Х	80H or 90H	Read	00H/01H	01H/25H	
Set-up Erase/Erase (Note 4)	Write	Х	20H	Write	Х	20H	
Erase-Verify (Note 4)	Write	EA	A0H	Read	Х	EVD	
Set-up Program/Program (Note 5)	Write	Х	40H	Write	PA	PD	
Program-Verify (Note 5)	Write	Х	C0H	Read	Х	PVD	
Reset (Note 7)	Write	X	FFH	Write	X	FFH	

Notes:

- 1. Bus operations are defined in Table 1.
- 2. RA = Address of the memory location to be read.
 - EA = Address of the memory location to be read during erase-verify.
 - PA = Address of the memory location to be programmed.
 - Addresses are latched on the falling edge of the WE pulse.
- RD = Data read from location RA during read operation.
 - EVD = Data read from location EA during erase-verify.
 - PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
 - PVD = Data read from location PA during program-verify. PA is latched on the Program command.
- 4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.
- 5. Figure 2 illustrates the Flashrite Programming Algorithm.
- Wait 6 µs after first Read command before accessing the data. When the second bus command is a Read command, all subsequent Read operations take tacc.
- 7. Please refer to Reset Command section on page 5-47.

Erase Sequence

Set-up Erase/Erase Commands

Set-up Erase

Set-up Erase is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Set-up Erase operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the WE pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V_{pp} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the WE pulse. The rising edge of the WE pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F512 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of WE. The process continues for each byte in

the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Set-up Erase/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 5, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical era-

sure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The erase-verify command must be written to the register in order to terminate the erase operation. During the erase operations, the local microprocessor must be dedicated to run software timing routines (erase in 10ms) as specified in AMD's Flasherase algorithm.

Should a system interrupt occur during an erase operation, always write the Erase-verify command prior to executing an interrupt sequence.




Figure 1. Flasherase Electrical Erase Algorithm

Am28F512 4-51



Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on VPP, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F512 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flash-rite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is ac-

complished using the Flashrite programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 100 pulses (1 second). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase operations are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. Erasure typically occurs in one second. The entire sequence of erase and byte verification is performed with high voltage applied to the VPP pin. Figure 1 illustrates the electrical erase algorithm.

Table 5. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) Note: Use Flashrite programming algorithm (Figure 2) for programming.
Standby		Wait for Vpp ramp to Vppн (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Set-Up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twhwh2)
Write	Erase-verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6µs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- 1. See DC Characteristics for value of VPPH or VPPL. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.
- 3. The erase algorithm Must Be Followed to ensure proper and reliable operation of the device.




Figure 2. A.C. Waveforms For Erase Operations

Analysis Of Erase Timing Waveform

Note:

This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flasherase algorithm.

Set-up Erase/Erase

This analysis illustrates the use of two-cycle erase commands (section A&B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this WE pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-out

A software timing routine (10 ms duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Erase-verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (A0H). This command terminates the erase op-

eration on the rising edge of the \overline{WE} pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the WE pulse.

Another software timing routine (6 µs duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).

During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 100 erase pulses are required.



Notes:

- 1. All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.
- 2. The erase verify command must be written to terminate the erase operation. Should a system interrupt occur during an erase operation, always write the erase-verify command prior to executing an interrupt sequence.

Programming Sequence Set-up Program/Program Command

Set-up Program

The Am28F512 is programmed byte by byte. Bytes may be programmed sequentially or at random. Set-up Program is the first of a two-cycle program command. It stages the device for byte programming. The Set-up Program operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next WE pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second WE pulse. Addresses and data are internally latched on the falling and rising edge of the WE pulse respectively. The rising edge of WE also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the Vpp pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verify Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this WE pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F512 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Set-up Program/Program). Figure 3 and Table 6 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F512 Flashrite programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite programming algorithm uses 10 microsecond programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the VPP pin. Figure 3 and Table 6 illustrate the programming algorithm.




Figure 3. Flashrite Programming Algorithm

11561-007A

Table 6. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for Vpp ramp to Vppн (Note 1) Initialize pulse counter
Write	Set-Up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twнwн1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6µs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.






Figure 4. A.C. Waveforms for Programming Operations

Analysis Of Program Timing Waveforms

Set-up Program/Program

Two-cycle write commands are required for program operations (section A&B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of WE respectively (section B). The rising edge of this WE pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-out

A software timing routine (10 μs duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Program-verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command (C0H). This command terminates the programming operation on the rising edge of the \overline{WE} pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6 μ s duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

Note:

The program-verify operation must be written to terminate the programming operation. Should a system interrupt occur during a programming operation, always write the program-verify command prior to executing an interrupt sequence.



Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

- The first delay is associated with the V_{PP} rise-time when V_{PP} first turns on. The capacitors on the V_{PP} bus cause an RC ramp. After switching on the V_{PP}, the delay required is proportional to the number of devices being erased and the 0.1 μF/device. V_{PP} must reach its final value 100ns before commands are executed.
- 2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse, or the device may continue to erase until the memory cells are driven into depletion (over-erasure). Should this happen the internal circuitry will no longer select unique addresses. A symptom of over-erasure is an error attempting to program the next time. Occasionally it is possible to recover over-erased devices by programming all of the locations with 00H data.
- 3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.
- 4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 μs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note:

Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by imple-

menting a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified seperately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-up Sequence

Vcc Prior to VPP

The Am28F512 powers-up in the Read only mode. In addition, memory contents may only be altered after successful completion of a two step command sequence.

VPP Prior to Vcc

When $V_{CC} = 0$ V, the V_{PP} voltage is internally disabled from the device. Memory contents cannot be altered. With $V_{PP} = 12$ V, the Flash device resets to the Read mode when V_{CC} rises above 2 V.

Power supply sequencing is not required.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command, write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.

Am28F512 4-57



Auto Select Command

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Programming In-system

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A_θ to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F512 contains an Auto Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code 25H (See Table 2). To terminate the operation, it is necessary to write another valid command into the register (See Table 3).



ABSOLUTE MAXIMUM RATINGS Storage Temperature Ceramic Packages - 65°C to +150°C Plastic Packages - 65°C to +125°C Ambient Temperature with Power Applied - 55°C to + 125°C Voltage with Respect To Ground All pins except A₉ and V_{PP} (Note 1) - 2.0 V to 7.0 V Vcc (Note 1) -2.0 V to 7.0 V A₉ (Note 2) - 2.0 V to 14.0 V VPP (Note 2) - 2.0 V to 14.0 V **Output Short Circuit Current (Note 3)** 200 mA Notes:


- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc + 0.5 V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on A9 and VPP pins is -0.5V.
 During voltage transitions, A9 and VPP may overshoot
 Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 and VPP is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES Commercial (C) Devices	
Case Temperature (Tc)	0°C to +70°C
industrial (I) Devices	
Case Temperature (Tc)	- 40°C to +85°C
Extended (E) Devices	
Case Temperature (Tc)	- 55°C to +125°C
Military (M) Devices	
Case Temperature (Tc)	- 55°C to +125°C
Vcc Supply Voltages	
Vcc for Am28F512-X5	+ 4.75 V to +5.25 V
Vcc for Am28F512-XX0	+ 4.50 V to +5.50 V
V _{PP} Supply Voltages	
Read	- 0.5 V to +12.6 V
Program, Erase, and Verify	+ 11.4 V to +12.6 V




MAXIMUM OVERSHOOT Maximum Negative Input Overshoot



11561-009A

Maximum Negative Overshoot Waveform


Maximum Positive Input Overshoot



11561-010A

Maximum Positive Overshoot Waveform

Maximum V_{PP} Overshoot



11561-011A

Maximum Vpp Overshoot Waveform



DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted). (Notes 1–3)

DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

		PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., V _{IN} = Vcc or Vss		± 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μА
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = V _{IH}		1.0	mA
Icc ₁	Vcc Active Read Current	Vcc - Vcc Max., \overline{CE} = V _{IL} , \overline{OE} = V _{IH} lout = 0 mA, at 6 MHz		30	mA
Icc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
lcc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	Vpp = VppL		± 1.0	μΑ
IPP1	V _{PP} Read Current	VPP = VPPH VPP = VPPL	+	200 ± 1.0	μΑ
IPP2	VPP Programming Current	V _{PP} = V _{PPH} Programming in Progress		30	mA
Іррз	VPP Erase Current	V _{PP} = V _{PPH} Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	V
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
Vol	Output Low Voltage	IoL = 5.8 mA Vcc = Vcc Min.		0.45	>
V _{OH1}	Output High Voltage	loн ₌ −2.5 mA Vcc ₌ Vcc Min.	2.4		٧
V _{ID}	As Auto Select Voltage	A ₉ = V _{ID}	11.5	13.0	٧
lio	A ₉ Auto Select Current	A ₉ = V _{ID} Max. Vcc - Vcc Max.		50	μА
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when Vpp = VppL	0.0	Vcc + 2.0	٧
Vррн	VPP during Read/Write Operations		11.4	12.6	٧



DC CHARACTERISTICS-CMOS COMPATIBLE

		PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., Vin = Vcc or Vss		± 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μА
Iccs	Vcc Standby Current	Vcc - Vcc Max. CE = Vcc ± 0.5 V		100	μА
Icc ₁	Vcc Active Read Current	Vcc - Vcc Max.,CE = V _{IL} , OE = V _{IH} lout = 0 mA, at 6 MHz		30	mA
lcc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
Іссз	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	VPP = VPPL		± 1.0	μА
IPP1	VPP Read Current	VPP = VPPH		200	μА
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress		30	mA
Іррз	VPP Erase Current	VPP = VPPH Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	٧
ViH	Input High Voltage		0.7 Vcc	Vcc + 0.5	٧
Vol	Output Low Voltage	loL = 5.8 mA Vcc = Vcc Min.		0.45	٧
Vон1	Output High Voltage	loн = -2.5 mA, Vcc = Vcc Min.	0.85 Vcc		v
Vон2	Output riigii voltage	loн = -100 μA, Vcc = Vcc Min.	Vcc -0.4		"
ViD	As Auto Select Voltage	Ag = V _{ID}	11.5	13.0	٧
lib	A ₉ Auto Select Current	A ₉ = V _{ID} Max. Vcc - Vcc Max.		50	μА
VPPL	V _{PP} during Read-Only Operations	Note: Erase/ Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	٧
Vррн	VPP during Read/Write Operations		11.4	12.6	٧

- 1. Caution: the Am28F512 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 2. Icc1 is tested with \overline{OE} = VIH to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and IPP.



PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	VPP Input Capacitance	VPP = 0	8	12	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified AC CHARACTERISTICS-Read Only Operation (Notes 1-2)

	PRELIMINARY								
	ameter			Am28F512					
Syn JEDEC	nbols Standard	Parameter Description		-90 -95	-120 —	-150 —	-200 —	Unit	
tavav	trc	Read Cycle Time	Min. Max.	90	120	150	200	ns	
telav	tce	Chip Enable Access Time	Min. Max.	90	120	150	200	ns	
tavqv	tacc	Address Access Time	Min. Max.	90	120	150	200	ns	
tglav	toe	Output Enable Access Time	Min. Max.	35	50	75	75	ns	
telox	tız	Chip Enable to Output in Low Z	Min. Max.	0	0	0	0	ns	
TEHQZ	tor	Chip Disable to Output in High Z	Min. Max.	25	30	35	35	ns	
tGLQX	toLz	Output Enable to Output in Low Z	Min. Max.	0	0	0	0	ns	
tgнаz	t _{DF}	Output Disable to Output in High Z	Min. Max.	25	30	35	35	ns	
taxox	tон	Output Hold from first of Address, CE, or OE Change	Min. Max.	0	0	0	0	ns	
twhgl		Write Recovery Time before Read	Min. Max.	6	6	6	6	μS	
tvcs		Vcc Set-up Time to Valid Read	Min. Max.	50	50	50	50	μs	

Notes:

- 1. Output Load (except Am28F512-95): 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 10 ns, Input Pulse levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V
- 2. The Am28F512-95 Output Load: 1 TTL gate and $C_L = 30 \text{ pF}$

Input Rise and Fall Times: ≤ 10 ns Input Pulse levels: 0 to 3 V

Timing Measurement Reference Level: 1.5 V inputs and outputs.

3. tycs is guaranteed by design not tested.



AC CHARACTERISTICS-Write/Erase/Program Operations (Notes 1-4)

		PRELI	MINARY					
	ameter				Am2	8F512		
	nbols			-90	-120	-150	-200	
JEDEC	Standard	Parameter Description		-95				Unit
tavav	twc	Write Cycle Time	Min. Max.	90	120	150	200	ns
tavwl	tas	Address Set-Up Time	Min. Max.	0	0	0	0	ns
twlax	tah	Address Hold Time	Min. Max.	45	50	60	75	ns
tоvwн	tos	Data Set-Up Time	Min. Max.	45	50	50	50	ns
twndx	tон	Data Hold Time	Min. Max.	10	10	10	10	ns
twhgl	twr	Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tghwl		Read Recovery Time before Write	Min. Max.	0	0	0	0	μѕ
telwl	tcs	Chip Enable Set-Up Time	Min. Max.	0	0	0	0	ns
twheh	tсн	Chip Enable Hold Time	Min. Max.	0	0	0	0	ns
twLwH	twp	Write Pulse Width	Min. Max.	45	50	50	50	ns
twhwl	twpн	Write Pulse Width HIGH	Min. Max.	20	20	20	20	ns
twnwH1		Duration of Programming Operation	Min. Max.	10 25	10 25	10 25	10 25	μѕ
twhwh2		Duration of Erase Operation	Min. Max.	9.5 10.5	9.5 10.5	9.5 10.5	9.5 10.5	ms
tehvp		Chip Enable Set-Up Time to V _{PP} Ramp	Min. Max.	100	100	100	100	ns
tvpel		V _{PP} Set-Up Time to Chip Enable LOW	Min. Max.	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable Low	Min. Max.	50	50	50	50	μs
tvppr		Vpp Rise Time 90% Vppн	Min. Max.	500	500	500	500	ns
tvppf		VPP Fall Time 90% VPPL	Min. Max.	500	500	500	500	ns

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- All devices except Am28F512-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V
 Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- Am28F512-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V




Figure 5. AC Waveforms for Read Operations




Figure 6. AC Waveforms for Erase Operations






Figure 7. AC Waveforms for Programming Operations

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance (30 pF for Am28F512-95)

SWITCHING TEST WAVEFORMS



All Devices Except Am28F512-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.



For Am28F512-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 10 ns.

08007-003A



ERASE AND PROGRAMMING PERFORMANCE

		Limits			
Parameter	Min.	Тур.	Max.	Unit	Comments
Chip Erase Time		0.5 (Note 1)	10	S	Excludes 00H programming prior to erasure
Chip Programming Time		1 (Note 1)	12	S	Excludes system-level overhead
Erase/Program Cycles					
Am28F512-95C4JC	10,000			Cycles	
Am28F512-95C3JC	1,000			Cycles	

Note:

LATCHUP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to Vss on all pins except I/O pins		
(Including A ₉ and V _{PP})	-1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	–1.0 V	Vcc + 1.0 V
Current	-100 mA	+100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a tim	ne.	

^{1. 25°}C, 12 V VPP.

Advanced Micro Devices

Am28F010

131,072 x 8-Bit CMOS Flash Memory

DISTINCTIVE CHARACTERISTICS

- High performance
 - 90 ns maximum access time
- Low power consumption
 - 30 mA maximum active current
 - 100 µA maximum standby current
- Compatible with JEDEC-standard byte-wide pinouts
 - 32-Pin DIP
 - 32-Pin PLCC
 - 32-Pin TSOP
- 10,000 erase/program cycles
- Program and erase voltage 12.0 V ±5%

- Latch-up protected to 100 mA from −1 V to Vcc +1 V
- Flasherase™ Electrical Bulk Chip-Erase
 - One second typical chip-erase
- Flashrite[™] Programming
 - 10 μs typical byte-program
 - Less than 2 seconds typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
 - Low cost single transistor memory cell

GENERAL DESCRIPTION

The Am28F010 is a 1 Megabit "Flash" electrically erasable, electrically programmable read only memory organized as 128K bytes of 8 bits each. The Am28F010 is packaged in 32-Pin PDIP and PLCC versions which allow for upgrades to the 2 Megabit density. The device is also offered in ceramic DIP and LCC packages. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers.

The standard Am28F010 offers access times as fast as 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F010 has separate chip enable (\overline{CE}) and output enable (\overline{OE}) controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F010 uses a command register to manage this functionality, while maintaining a standard 32-Pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F010 uses a 12.0 V±5% VPP supply to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from –1 V to Vcc+1 V.


The Am28F010 is byte programmable using 10 µs programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the Am28F010 is less than two seconds. The entire chip is bulk erased using 10ms erase pulses according to AMD's Flasherase algorithm. Typical erasure at room temperature is accomplished in 15–20 minutes required for EPROM erasure using ultraviolet light are eliminated.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F010 is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

AMD's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F010 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

Publication# 11559 Rev. C Amendment/0 Issue Date: March 1991

BLOCK DIAGRAM





11561-001B

PRODUCT SELECTOR GUIDE

Family Part No.	Am28F010				
Ordering part No:					
± 10% Vcc Tolerance	-90	-120	-150	-200	
± 5% Vcc Tolerance	-95			_	
Max Access Time (ns)	90	120	150	200	
CE (E) Access (ns)	90	120	150	200	
OE (G) Access (ns)	35	50	75	75	

CONNECTION DIAGRAMS DIP







Note: Pin 1 is marked for orientation.

^{*} Also available in LCC.

TSOP PACKAGES*



LOGIC SYMBOL






ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination)

is formed by a combination of:

- a. Device Number b. Speed Option
- c. Reprogram Cycles
- d. Package Type
- e. Temperature Range
- f. Optional Processing



Valid Combinations					
AM28F010-90 AM28F010-95	C4PC, C4PI, C4PCB, C4PIB, C4JC, C4JI, C4JCB, C4JIB, C3PC, C3PI, C3PCB, C3PIB, C3JC, C3JI, C3JCB, C3JIB				
AM28F010-120 AM28F010-150 AM28F010-200	C4PC, C4PI, C4JC, C4JI, C4PCB, C4PIB, C4JCB, C4JIB, C4PE, C4PEB, C4JE, C4JEB, C3PC, C3PI, C3JC, C3JI, C3PCB, C3PIB, C3JCB, C3JIB, C3PE, C3PEB, C3JE, C3JEB				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Reprogram cycles
- d. Device Class
- e. Package Type
- f. Lead Finish



Valid Combinations				
AM28F010-120				
AM28F010-150	C4/BXA, C4/BUA			
AM28F010-170	C3/BXA, C3/BUA			
AM28F010-200				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Ao - A16

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

DQo - DQ7

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

CE (E)

The Chip Enable active low input activates the chip'scontrol logic and input buffers. Chip Enable high deselects the device and operates the chip in stand-by mode.

OE (G)

The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

WE (W)

The Write Enable active low input controls the write function of the command register to the memory array.

The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse.

Vpp

Power supply for erase and programming. V_{PP} must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when $V_{PP} \le V_{CC} + 2V$.

Vcc

Power supply for device operation. (5.0V \pm 5% or 10%)

Vss

Ground

NC

No Connect-corresponding pin is not connected internally to the die.



BASIC PRINCIPLES

The Am28F010 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0V \pm 5% power supply.

Read Only Memory

Without high VPP voltage, the Am28F010 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the VPP pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F010's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F010 is designed to support either \overline{WE} or \overline{CE} controlled writes. During a system write cycle, addresses are latched on the falling edge of \overline{WE} or \overline{CE} whichever occurs last. Data is latched on the rising edge of \overline{WE} or \overline{CE} whichever occur first. To simplify the following discussion, the \overline{WE} pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the \overline{WE} signal.

Overview of Erase/Program Operations

Erase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note:

The Flash memory array must be completely programmed prior to erasure. Refer to the Flasherase Algorithm.

- Set-up Erase: Write the Set-up Erase command to the command register.
- Erase: Write the Erase command (same as Set-up Erase command) to the command register again.

The second command initiates the erase operation. The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Eraseverify command.

3. Erase-verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.

Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

- Set-up Program: Write the Set-up Program command to the command register.
- Program: Write the Program command to the command register with the appropriate Address and Data. The system software routines must now time-out the program pulse width (10 μs) prior to issuing the Program-verify command.
- Program-verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.



FUNCTIONAL DESCRIPTION Description Of User Modes

Table 1. Am28F010 User Bus Operations

	Operation	CE (E)	OE (G)	WE (W)	V _{PP} (Note 1)	Ao	As	I/O
	Read	VIL	VIL	Х	VPPL	A ₀	A ₉	Dоит
	Standby	ViH	Х	Х	VPPL	Х	X	HIGH Z
Read-Only	Output Disable	VIL	ViH	ViH	VPPL	Х	Х	HIGH Z
	Auto-select Manufacturer Code (Note 2)	VIL	VIL	Vін	VPPL	VIL	V _{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	VIL	VIL	ViH	VPPL	ViH	V _{ID} (Note 3)	CODE (A7H)
	Read	VIL	VIL	ViH	Vppн	Ao	A9	Dout (Note 4)
Read/Write	Standby (Note 5)	ViH	Х	Х	VPPH	Х	Х	HIGH Z
ricaa, wiite	Output Disable	VıL	ViH	ViH	VPPH	Х	X	HIGH Z
	Write	VIL	ViH	VIL	Vррн	A ₀	A9	D _{IN} (Note 6)

Legend:

X = Don't care, where Don't Care is either VIL or VIH levels, VPPL = VPP < VCC + 2V, See DC Characteristics for voltage levels of VPPH, 0V < An < VCC + 2V, (normal TTL or CMOS input levels, where n = 0 or 9).

- VPPL may be grounded, connected with a resistor to ground, or ≤ VCC +2.0V. VPPH is the programming voltage specified
 for the device. Refer to the DC characteristics. When VPP = VPPL, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3. $11.5 \le VID \le 13.0V$
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is ICC + IPP (standby).
- 6. Refer to Table 3 for valid D_{IN} during a write operation.
- 7. All inputs are Don't Care unless otherwise stated, where Don't Care is either V_{IL} or V_{IH} levels. In the Auto select mode all addresses except A₉ and A₀ must be held at V_{IL}.

READ ONLY MODE

V_{PP} < V_{CC} + 2V Command Register Inactive

Read

The Am28F010 functions as a read only memory when VPP < VCC + 2V. The Am28F010 has two control functions. Both must be satisfied in order to output data. CE controls power to the device. This pin should be used for specific device selection. OE controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time tacc is equal to the delay from stable addresses to valid output data. The chip enable access time tcE is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable at least tacc - toE).

Standby Mode

The Am28F010 has two standby modes. The CMOS standby mode (\overline{CE} input held at $V_{CC} \pm 0.5V$), consumes less than 100 μ A of current. TTL standby mode (\overline{CE} is held at V_{IH}) reduces the current requirements to less than 1mA. When in the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when $\overline{\text{OE}}$ is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

Programming In A Prom Programmer

To activate this mode, the programming equipment must force V_{ID} (11.5V to 13.0V) on address $A_{\theta}.$ Two identifier bytes may then be sequenced from the device outputs by toggling address A_{θ} from V_{IL} to $V_{IH}.$ All other address lines must be held at V_{IL} , and V_{PP} must be less than or equal to $V_{CC}+2.0V$ while using this Auto select mode. Byte 0 ($A_{0}=V_{IL}$) represents the manufacturer code and byte 1 ($A_{0}=V_{IH}$) the device identifier code. For the Am28F010 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F010 Auto Select Code

Туре	Ao	Code (HEX)	DQ ₇	DQ ₆	DQ5	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer Code	VIL	01	0	0	0	0	0	0	0	1
Device Code	ViH	A7	1	0	1	0	0	1	1	1



ERASE, PROGRAM, AND READ MODE

$V_{PP} = 12.0 \text{ V} \pm 5\%$ Command Register Active

Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing \overline{WE} and \overline{CE} to V_{IL} , while \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} , while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used.

Register bits R_7-R_0 correspond to the data inputs DQ_7-DQ_0 (Refer to Table 3). Register bits R_7-R_5 store the command data. All register bits R_4 to R_0 must be zero. The only exceptions are: the reset command, when FFH is written to the register and Auto select, when 90H or 80H is written to the register.

The device requires the \overline{OE} pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, \overline{OE} must be V_{IH} , and \overline{CE} and \overline{WE} must be V_{IL} . If any

pin is not in the correct state a write command will not be executed

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the VPP pin. The device operates as a read only memory. High voltage on the VPP pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 4 defines these register commands.

Read Command

Memory contents can be accessed via the read command when VPP is high. To read from the device, write 00H into the command register. Wait 6µs before reading the first accessed address location. All subsequent Read operations take tacc. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon VPP power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the VPP power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Command Register

Data Input/Output	DQ ₇	DQ ₆	DQ ₅	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ₀
Command Register	R ₇	R ₆	R₅	R ₄	R ₃	R ₂	R ₁	Ro
Data/Commands (Notes 1, 2)	X	Х	Х	Х	Х	Х	Х	Х

- 1. See Table 4 Am28F010 Command Definitions
- 2. X = Appropriate Data or Register Commands

	First Bus Cycle			Second Bus Cycle			
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)	
Read Memory (Notes 6, 7)	Write	Х	00H/FFH	Read	RA	RD	
Read Auto select	Write	Х	80H or 90H	Read	00H/01H	01H/A7H	
Set-up Erase/Erase (Note 4)	Write	Х	20H	Write	Х	20H	
Erase-Verify (Note 4)	Write	EA	A0H	Read	X	EVD	
Set-up Program/Program (Note 5)	Write	Х	40H	Write	PA	PD	
Program-Verify (Note 5)	Write	Х	C0H	Read	X	PVD	
Reset (Note 7)	Write	Х	FFH	Write	Х	FFH	

Table 4. Am28F010 Command Definitions

Notes:

- 1. Bus operations are defined in Table 1.
- 2. RA = Address of the memory location to be read.
 - EA = Address of the memory location to be read during erase-verify.
 - PA = Address of the memory location to be programmed.
- Addresses are latched on the falling edge of the WE pulse.
- 3. RD = Data read from location RA during read operation.
 - EVD = Data read from location EA during erase-verify.
 - PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
 - PVD = Data read from location PA during program-verify. PA is latched on the Program command.
- 4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.
- 5. Figure 2 illustrates the Flashrite Programming Algorithm.
- Wait 6 μs after first Read command before accessing the data. When the second bus command is a Read command, all subsequent Read operations take tacc
- 7. Please refer to Reset Command section on page 19.

Erase Sequence

Set-up Erase/Erase Commands

Set-up Erase

Set-up Erase is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Set-up Erase operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the $\overline{\text{WE}}$ pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V_{PP} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse. The rising edge of the $\overline{\text{WE}}$ pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F010 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of WE. The process continues for each byte in

the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Set-up Erase/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 5, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical era-

sure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The erase-verify command must be written to the register in order to terminate the erase operation. During the erase operations, the local microprocessor must be dedicated to run software timing routines (erase in 10ms) as specified in AMD's Flasherase algorithm.

Should a system interrupt occur during an erase operation, always write the Erase-verify command prior to executing an interrupt sequence.




Figure 1. Flasherase Electrical Erase Algorithm

4-82

Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on VPP, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flashrite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accom-

plished using the Flashrite programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 100 pulses (1 second). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase operations are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. Erasure typically occurs in one second. The entire sequence of erase and byte verification is performed with high voltage applied to the VPP pin. Figure 1 illustrates the electrical erase algorithm.

Table 5. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) Note: Use Flashrite programming algorithm (Figure 2) for programming.
Standby		Wait for Vpp ramp to Vppн (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Set-Up Erase	Data ≈ 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twнwн2)
Write	Erase-verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6μs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

- See DC Characteristics for value of VPPH or VPPL. The VPP power supply can be hard-wired to the device or switchable.
 When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- 2. Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.
- 3. The erase algorithm Must Be Followed to ensure proper and reliable operation of the device.




Figure 2. A.C. Waveforms For Erase Operations

Analysis Of Erase Timing Waveform

Note

This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flasherase algorithm.

Set-up Erase/Erase

This analysis illustrates the use of two-cycle erase commands (section A&B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this WE pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-out

A software timing routine (10ms duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Erase-verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (A0H). This command terminates the erase op-

eration on the rising edge of the \overline{WE} pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the WE pulse.

Another software timing routine (6µs duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).

During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 100 erase pulses are required.



Notes:

- 1. All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.
- The erase verify command must be written to terminate the erase operation. Should a system interrupt occur during an erase operation, always write the eraseverify command prior to executing an interrupt sequence.

Programming Sequence Set-up Program/Program Command

Set-up Program

The Am28F010 is programmed byte by byte. Bytes may be programmed sequentially or at random. Set-up Program is the first of a two-cycle program command. It stages the device for byte programming. The Set-up Program operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next WE pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second WE pulse. Addresses and data are internally latched on the falling and rising edge of the WE pulse respectively. The rising edge of WE also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the VPP pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verify Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this WE pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F010 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Set-up Program/Program). Figure 3 and Table 6 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F010 Flashrite programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite programming algorithm uses 10 microsecond programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the VPP pin. Figure 3 and Table 6 illustrate the programming algorithm.




Figure 3. Flashrite Programming Algorithm

Table 6. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for VPP ramp to VPPH (Note 1) Initialize pulse counter
Write	Set-Up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twнwн1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6µs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for Vpp ramp to VppL (Note 1)

Notes:

- 1. See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than VCC + 2.0V.
- Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.

4–86 Am28F010




Figure 4. A.C. Waveforms for Programming Operations

Analysis Of Program Timing Waveforms

Set-up Program/Program

Two-cycle write commands are required for program operations (section A&B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of WE respectively (section B). The rising edge of this WE pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-out

A software timing routine (10 μ s duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Program-verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command (C0H). This command terminates the programming operation on the rising edge of the \overline{WE} pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6 μ s duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

Note:

The program-verify operation must be written to terminate the programming operation. Should a system interrupt occur during a programming operation, always write the program-verify command prior to executing an interrupt sequence.



Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

- The first delay is associated with the VPP rise-time when VPP first turns on. The capacitors on the VPP bus cause an RC ramp. After switching on the VPP, the delay required is proportional to the number of devices being erased and the 0.1μF/device. VPP must reach its final value 100ns before commands are executed.
- 2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse, or the device may continue to erase until the memory cells are driven into depletion (over-erasure). Should this happen the internal circuitry will no longer select unique addresses. A symptom of over-erasure is an error attempting to program the next time. Occasionally it is possible to recover over-erased devices by programming all of the locations with 00H data.
- 3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.
- 4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 μs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note:

Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by implementing a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified seperately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-up Sequence

Vcc Prior to VPP

The Am28F010 powers-up in the Read only mode. In addition, the memory contents may only be altered after successful completion of a two step command sequence.

Vpp Prior to Vcc

When Vcc = 0 V, the Vpp voltage is internally disabled from the device. Memory contents cannot be altered. With Vpp = 12 V, the Flash device resets to the Read mode when Vcc rises above 2 V.

Power supply sequencing is not required.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command, write the Reset command once to the device. This will safely abort any previous operation and initialize the device to the Read mode.

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.



Auto Select Command

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Programming In-system

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F010 contains an Auto Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code A7H (See Table 2). To terminate the operation, it is necessary to write another valid command into the register (See Table 3).



ABSOLUTE MAXIMUM RATINGS


ADOULUIE IIIAAIIII OIII IIA	
Storage Temperature Ceramic Packages Plastic Packages	- 65°C to +150°C - 65°C to +125°C
Ambient Temperature with Power Applied	- 55°C to + 125°C
Voltage with Respect To Ground All pins except A ₉ and V _{PP} (Note 1) V _{CC} (Note 1) A ₉ (Note 2) V _{PP} (Note 2)	- 2.0V to 7.0V - 2.0V to 7.0V - 2.0V to 14.0V - 2.0V to 14.0V
Output Short Circuit Current (Note 3	3) 200mA
Notes:	

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc + 0.5 V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on Ag and VPP pins is -0.5V.
 During voltage transitions, Ag and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on Ag and VPP is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- 3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES	
Commercial (C) Devices Case Temperature (Tc)	0°C to +70°C
Industrial (I) Devices Case Temperature (Tc)	- 40°C to +85°C
Extended (E) Devices Case Temperature (Tc)	- 55°C to +125°C
Military (M) Devices Case Temperature (Tc)	- 55°C to +125°C
Vcc Supply Voltages	
Vcc for Am28F010-X5	+ 4.75V to +5.25V
Vcc for Am28F010-XX0	+ 4.50V to +5.50V
V _{PP} Supply Voltages	
Read	- 0.5V to +12.6V
Program, Erase, and Verify	+ 11.4V to +12.6V


MAXIMUM OVERSHOOT Maximum Negative Input Overshoot



11561-009A

Maximum Negative Overshoot Waveform


Maximum Positive Input Overshoot



11561-010A

Maximum Positive Overshoot Waveform

Maximum V_{PP} Overshoot



11561-011A

Maximum Vpp Overshoot Waveform



DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted). (Notes 1–3)

DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

		PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., V _{IN} = Vcc or Vss		± 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μΑ
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = V _{IH}		1.0	mA
lcc1	Vcc Active Read Current	Vcc - Vcc Max., \overline{CE} = V _{IL} , \overline{OE} = V _{IH} lout = 0 mA, at 6 MHz		30	mA
Icc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
Icc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	VPP = VPPL		± 1.0	μА
IPP1	V _{PP} Read Current	VPP = VPPH		200	μА
.,,,		VPP = VPPL	7	± 1.0] μΛ
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress		30	mA
lpp3	VPP Erase Current	VPP = VPPH Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	V
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
Vol	Output Low Voltage	lo _L = 5.8 mA Vcc = Vcc Min.		0.45	V
V _{OH1}	Output High Voltage	lon = -2.5 mA Vcc = Vcc Min.	2.4		٧
ViD	A ₉ Auto Select Voltage	A9 = V _{ID}	11.5	13.0	٧
liD	As Auto Select Current	A9 = V _{ID} Max. Vcc - Vcc Max.		50	μА
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	٧
Vррн	VPP during Read/Write Operations		11.4	12.6	٧



DC CHARACTERISTICS-CMOS COMPATIBLE

		PRELIMINARY			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., V _{IN} = Vcc or Vss		± 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		± 1.0	μΑ
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = Vcc ± 0.5 V		100	μА
Icc ₁	Vcc Active Read Current	Vcc - Vcc Max., \overline{CE} = V _{IL} , \overline{OE} = V _{IH} lout = 0 mA, at 6 MHz		30	mA
lcc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
lcc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	VPP = VPPL		± 1.0	μΑ
IPP1	VPP Read Current	VPP = VPPH		200	μА
IPP2	VPP Programming Current	VPP = VPPH Programming in Progress		30	mA
IPP3	VPP Erase Current	VPP = VPPH Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	٧
ViH	Input High Voltage		0.7 Vcc	Vcc +0.5	٧
Vol	Output Low Voltage	loL = 5.8 mA Vcc = Vcc Min.		0.45	٧
Vон ₁	Output Llinh Voltage	loн = -2.5 mA, Vcc = Vcc Min.	0.85 Vcc		v
Voн2	Output High Voltage	loн = -100 μA, Vcc = Vcc Min.	Vcc -0.4		V
ViD	As Auto Select Voltage	A9 = V _{ID}	11.5	13.0	٧
lib	A ₉ Auto Select Current	A9 = V _{ID} Max. Vcc - Vcc Max.		50	μА
VPPL	V _{PP} during Read-Only Operations	Note: Erase/ Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	٧
Vppн	VPP during Read/Write Operations		11.4	12.6	٧

- 1. Caution: the Am28F010 must not be removed from (or inserted into) a socket when Vcc or Vpp is applied.
- 2. ICC1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and IPP.



PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	Vin = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	VPP Input Capacitance	VPP = 0	8	12	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified. AC CHARACTERISTICS-Read Only Operation (Notes 1–2)

		PRELIM	INARY					
	ameter				Am2	28F010		
Syn JEDEC	nbols Standard	Parameter Description		-90 -95	-120 —	-150	-200	Unit
tavav	trc	Read Cycle Time	Min. Max.	90	120	150	200	ns
telov	tce	Chip Enable Access Time	Min. Max.	90	120	150	200	ns
tavov	tacc	Address Access Time	Min. Max.	90	120	150	200	ns
tglav	toe	Output Enable Access Time	Min. Max.	35	50	75	75	ns
telax	tız	Chip Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
t EHQZ	tor	Chip Disable to Output in High Z	Min. Max.	25	30	35	35	ns
tgLax	touz	Output Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
tgнаz	tor	Output Disable to Output in High Z	Min. Max.	25	30	35	35	ns
taxox	tон	Output Hold from first of Address, CE, or OE Change	Min. Max.	0	0	0	0	ns
twhgl		Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tvcs		Vcc Set-up Time to Valid Read	Min. Max.	50	50	50	50	μs

- Output Load (except Am28F010-95): 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 10 ns, Input Pulse levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V
- The Am28F010-95 Output Load: 1 TTL gate and C_L = 30 pF
 Input Rise and Fall Times: ≤ 10 ns
 Input Pulse levels: 0 to 3 V
 Timing Measurement Reference Level: 1.5 V inputs and outputs.
- 3. tvcs is guaranteed by design not tested.

AC CHARACTERISTICS-Write/Erase/Program Operations (Notes 1-4)

		PRI	ELIMINARY	<u> </u>				
	ameter				Am2	3F010		
Syn JEDEC	nbols Standard	Parameter Description		-90 -95	-120 	-150 	-200 	Unit
tavav	twc	Write Cycle Time	Min. Max.	90	120	150	200	ns
tavwl	tas	Address Set-Up Time	Min. Max.	0	0	0	0	ns
tw.ax	tah	Address Hold Time	Min. Max.	45	50	60	75	ns
tovwh	tos	Data Set-Up Time	Min. Max.	45	50	50	50	ns
twnox	tон	Data Hold Time	Min. Max.	10	10	10	10	ns
twhgl	twn	Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tghwl		Read Recovery Time before Write	Min. Max.	0	0	0	0	μѕ
telwl	tcs	Chip Enable Set-Up Time	Min. Max.	0	0	0	0	ns
twheh	tсн	Chip Enable Hold Time	Min. Max.	0	0	0	0	ns
twLwH	twp	Write Pulse Width	Min. Max.	45	50	50	50	ns
twhwl	twpн	Write Pulse Width HIGH	Min. Max.	20	20	20	20	ns
twhwH1		Duration of Programming Operation	Min. Max.	10 25	10 25	10 25	10 25	μѕ
twhwh2		Duration of Erase Operation	Min. Max.	9.5 10.5	9.5 10.5	9.5 10.5	9.5 10.5	ms
tehvp		Chip Enable Set-Up Time to Vpp Ramp	Min. Max.	100	100	100	100	ns
tvpel		VPP Set-Up Time to Chip Enable LOW	Min. Max.	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable Low	Min. Max.	2	2	2	2	μs
tvppr		VPP Rise Time	Min. Max.	500	500	500	500	ns
tvppf		VPP Fall Time	Min. Max.	500	500	500	500	ns

Notes:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- All devices except Am28F010-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- Am28F010-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V




Figure 5. AC Waveforms for Read Operations




Figure 6. AC Waveforms for Erase Operations





Figure 7. AC Waveforms for Programming Operations


SWITCHING TEST CIRCUIT



11561-012A

C_L = 100 pF including jig capacitance (30 pF for Am28F010-95)

SWITCHING TEST WAVEFORMS



All Devices Except Am28F010-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

0 V INPUT OUTPUT

For Am28F010-95

AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

08007-003A



ERASE AND PROGRAMMING PERFORMANCE

		Limits					
Parameter	Min.	Тур.	Max.	Unit	Comments		
Chip Erase Time		0.5 (Note 1)	10	S	Excludes 00H programming prior to erasure		
Chip Programming Time		2 (Note 1)	24	S	Excludes system-level overhead		
Erase/Program Cycles							
Am28F010-95C4JC	10,000			Cycles			
Am28F010-95C3JC	1,000			Cycles			

Note:

LATCHUP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to Vss on all pins except I/O pins (Including As and Vpp)	- 1.0 V	13.5 V *
Input Voltage with respect to Vss on all pins I/O pins	- 1.0 V	Vcc + 1.0 V
Current	– 100 mA	+ 100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a tir	ne.	

^{1. 25°}C, 12V VPP

Advanced Micro Devices

Am28F020

262,144 x 8-Bit CMOS Flash Memory

DISTINCTIVE CHARACTERISTICS

- High performance
 - 90 ns maximum access time
- CMOS Low power consumption
 - 30 mA maximum active current
 - 100 µA maximum standby current
 - No Data Retention Power
- Compatible with JEDEC-standard bytewide 32-Pin EPROM pinouts
 - 32-pin DIP
 - 32-pin PLCC
 - 32-Pin TSOP
- 10,000 erase/program cycles minimum
- Program and erase voltage 12.0 V +5%
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

- FlasheraseTM or Embedded EraseTM Electrical Bulk Chip-Erase
 - Two second typical chip-erase
- FlashriteTM or Embedded ProgramTM
 - 10 µs typical byte-program
 - Less than 3 seconds typical chip program
- Command register architecture for microprocessor/microcontroller compatible write interface
- On-chip address and data latches
- Advanced CMOS flash memory technology
 - Low cost single transistor memory cell
- Embedded algorithms for completely self-timed program/erase operations
- Automatic program/erase pulse stop timer

GENERAL DESCRIPTION

The Am28F020 is a 2 Megabit Flash memory organized as 256K bytes of 8 bits each. AMD's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The Am28F020 is packaged in 32-pin PDIP and PLCC versions. The device is also offered in the ceramic DIP package. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers.

The standard Am28F020 offers access times as fast as 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F020 has separate chip enable (\overline{CE}) and output enable (\overline{OE}) controls.

AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F020 uses a command register to manage this functionality, while maintaining a standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

AMD's Flash technology reliably stores memory contents even after 10,000 erase and program cycles. The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F020 uses a 12.0 V +5% Vpp supply to perform the Flasherase and Flashrite algorithms.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from –1 V to Vcc+1 V.

Embedded Program

The Am28F020 is byte programmable using 10 μs programming pulses in accordance with AMD's Flashrite programming algorithm. The device may also be programmed using the Embedded Programming algorithm. The Embedded Programming algorithm does not require the system to time-out or verify the data programmed. The typical room temperature programming time of the Am28F020 is less than three seconds.

Embedded Erase

The entire chip is bulk erased using 10 ms erase pulses according to AMD's Flasherase algorithm. Typical erasure at room temperature is accomplished in less than two seconds. The device may also be erased using the Embedded Erase algorithm. The Embedded Erase algorithm automatically programs the entire array prior to electrical erase. The timing and verification of electrical erase are controlled internal to the device.

AMD's Am28F020 is entirely pin and software compatible with existing AMD Flash memories. The availability of the Embedded Program and Erase algorithms does not preclude the use of standard Flashrite and Flasherase algorithms. Thus AMD's devices are always backwards compatible with existing designs.

Publication# 14727 Rev. B Amendment/0 Issue Date: March 1991



Embedded Programming Algorithm vs. Flashrite Programming Algorithm

The Flashrite Programming algorithm requires the user to write a program set-up command, a program command (program data and address), and a program verify command followed by a read and compare operation. The user is required to time the programming pulse width in order to issue the program verify command. An integrated stop timer prevents any possibility of overprogramming. Upon completion of this sequence the data is read back from the device and compared by the user with the data intended to be written; if there is not a match, the sequence is repeated until there is a match or the sequence has been repeated 25 times.

AMD's Embedded Programming algorithm requires the user to only write a program set-up command and a program command (program data and address). The device automatically times the programming pulse width, provides the program verify and <u>counts</u> the number of sequences. A status bit, similar to data polling, provides feedback to the user as to the status of the programming operation.

Embedded Erase Algorithm vs. Flasherase Erase Algorithm

The Flasherase Erase algorithm requires the device to be completely programmed prior to executing an erase command. To invoke the erase operation the user writes an erase set-up command, an erase command, and an erase verify command. The user is required to time the erase pulse width in order to issue the erase verify command. An integrated stop timer prevents any possibility of overerasure. Upon completion of this sequence the data is read back from the device and compared by the


user with erased data. If there is not a match, the sequence is repeated until there is a match or the sequence has been repeated 1,000 times.

AMD's Embedded Erase algorithm requires the user to only write an erase set-up command and erase command. The device will automatically pre-program and verify the entire array. Then the device automatically times the erase pulse width, provides the erase verify and counts the number of sequences. A status bit, similar to data polling, provides feedback to the user as to the status of the erase operation.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F020 is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

AMD's Flash technology combines years of EPROM and EEPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F020 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.


BLOCK DIAGRAM



14727-001B


PRODUCT SELECTOR GUIDE

Family Part No.	Am28F020							
Ordering part No:								
+ 10% Vcc Tolerance	-90	-120	-150	-200				
+ 5% Vcc Tolerance	-95							
Max Access Time (ns)	90	120	150	200				
CE (E) Access (ns)	90	120	150	200				
OE (G) Access (ns)	35	50	75	75				



Note: Pin 1 is marked for orientation.


TSOP PACKAGES*



^{*}In development

28F020 256K x 8 Flash Memory In 32 Lead TSOP

LOGIC SYMBOL






ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination)

is formed by a combination of:

- a. Device Number
- b. Speed Option c. Reprogram Cycles
- d. Package Type
 e. Temperature Range
- f. Optional Processing



Valid Combinations						
AM28F020-90 AM28F020-95	C4PC, C4JC, C3PC, C3JC,					

AM28F020-120

AM28F020-150

AM28F020-200

C4PC, C4PI, C4JC,

C4JI, C4PE, C4PEB,

C4JE, C4JEB, C3PC,

C3PI, C3JC, C3JI


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Reprogram cycles
- d. Device Class
- e. Package Type
- f. Lead Finish



Valid Combinations						
AM28F020-120						
AM28F020-150	C4/BXA					
AM28F020-170	C3/BXA					
AM28F020-200						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION

VPP

Power supply for erase and programming. Vpp must be at high voltage in order to write to the command register. The command register controls all functions required to alter the memory array contents. Memory contents cannot be altered when $Vpp \le Vcc + 2V$.

Vcc

Power supply for device operation. (5.0 V + 5% or 10%)

Vss

Ground

NC

No Connect-corresponding pin is not connected internally to the die.

A0 - A17

Address Inputs for memory locations. Internal latches hold addresses during write cycles.

DQ₀ - DQ₇

Data Inputs during memory write cycles. Internal latches hold data during write cycles. Data Outputs during memory read cycles.

CE (E)

The Chip Enable active low input activates the chip's control logic and input buffers. Chip Enable high will deselect the device and operates the chip in stand-by mode.

OE (G)

The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

WE (W)

The Write Enable active low input controls the write function of the command register to the memory array. The target address is latched on the falling edge of the Write Enable pulse and the appropriate data is latched on the rising edge of the pulse.

BASIC PRINCIPLES

The Am28F020 uses 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0V + 5% power supply.

Read Only Memory

Without high VPP voltage, the Am28F020 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the VPP pin. The erase and reprogramming operations are only accessed via the register. In addition, two-cycle commands are required for erase and reprogramming operations. The traditional read, standby, output disable, and Auto select modes are available via the register.

The Am28F020's command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations. For system design simplification, the Am28F020 is designed to support either WE or CE controlled writes. During a system write cycle, addresses are latched on the falling edge of WE or CE whichever occurs last. Data is latched on the rising edge of WE or CE whichever occurs first. To simplify the following discussion, the WE pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE signal.

Overview of Erase/Program Operations

Flasherase™ Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note:

The Flash memory array must be completely programmed prior to erasure. Refer to the Flasherase Algorithm.

- Set-up Erase: Write the Set-up Erase command to the command register.
- Erase: Write the Erase command (same as Set-up Erase command) to the command register again. The second command initiates the erase operation. The system software routines must now time-out the erase pulse width (10 ms) prior to issuing the Eraseverify command. An integrated stop timer prevents any possibility of overerasure.
- Erase-verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify com-

mand. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times

Embedded Programming Algorithm

AMD now makes programming extremely simple and reliable. The Embedded Programming algorithm requires the user to only write a program set-up command and a program command. The device automatically times the programming pulse width, provides the program verify and counts the number of sequences. A status bit, similar to data polling, provides feedback to the user as to the status of the programming operation.

Flashrite Programming Sequence

A three step command sequence (a two-cycle Program command and one cycle Verify command) is required to program a byte of the Flash array. Refer to the Flashrite Algorithm.

- Set-up Program: Write the Set-up Program command to the command register.
- Program: Write the Program command to the command register with the appropriate Address and Data. The system software routines must now time-out the program pulse width (10 μs) prior to issuing the Program-verify command. An integrated stop timer prevents any possibility of overprogramming.
- 3. Program-verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times.

Embedded Erase Algorithm

AMD now makes erasure extremely simple and reliable. The Embedded Erase algorithm requires the user to only write and erase set-up command and erase command. The device will automatically pre-program and verify the entire array. The device automatically times the erase pulse width, provides the erase verify and counts the number of sequences. A status bit, similar to data polling, provides feedback to the user as to the status of the erase operation.



Data Write Protection

The Am28F020 is designed to offer protection against accidental erasure or programming, caused by spurious system level signals that may exist during power transitions. The Am28F020 powers up in the read only state irregardless of the state of VPP. If VPP = VPPL then the device contents cannot be altered. If VPP = VPPL the device still powers up in the read mode. In addition, the control register only allows alteration of the memory contents after successful completion of the two step write command sequence. Also, all register write commands are

inhibited whenever Vcc is below the write lockout voltage VLKo.

Noise Protection

All control pins (CE, WE and OE) ignore any pulse widths of less than 10 ns duration.

Power Up/Power Down Protection

To avoid initiation of an inadvertent write cycle during Vcc and VPP power transitions, the device always powers up in the Read mode. Power supply sequencing is not required.

FUNCTIONAL DESCRIPTION Description Of User Modes

Table 1. Am28F020 User Bus Operations

	Operation	CE (E)	ŌĒ (G)	WE (W)	V _{PP} (Note 1)	Ao	A9	1/0
	Read	ViL	VıL	Х	VPPL	Ao	A9	Dout
	Standby	ViH	Х	Х	VPPL	Χ	Х	HIGH Z
Read-Only	Output Disable	VIL	ViH	ViH	VPPL	Х	Х	HIGH Z
	Auto-select Manufacturer Code (Note 2)	VIL	VIL	Viн	VPPL	VIL	V _{ID} (Note 3)	CODE (01H)
	Auto-select Device Code (Note 2)	VIL	ViL	ViH	VPPL	ViH	V _{ID} (Note 3)	CODE (2AH)
	Read	VIL	VIL	VIH.	VPPH	Ao	A9	Dout (Note 4)
Read/Write	Standby (Note 5)	ViH	Х	Х	VPPH	Х	Х	HIGH Z
licad/Wille	Output Disable	VIL	ViH	ViH	VPPH	Х	Х	HIGH Z
	Write	VIL	Viн	VIL	VРРН	Ao	A 9	Din (Note 6)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels, $V_{PPL} = V_{PP} < V_{CC} + 2V$, See DC Characteristics for voltage levels of V_{PPH} , $0V < An < V_{CC} + 2V$, (normal TTL or CMOS input levels, where n = 0 or 9).

Notes:

- VPPL may be grounded, connected with a resistor to ground, or ≤ VCC +2.0V. VPPH is the programming voltage specified
 for the device. Refer to the DC characteristics. When VPP = VPPL, memory contents can be read but not written or erased.
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 2.
- 3. $11.5 \le V_{ID} \le 13.0V$
- 4. Read operation with VPP = VPPH may access array data or the Auto select codes.
- 5. With VPP at high voltage, the standby current is ICC + IPP (standby).
- 6. Refer to Table 3 for valid D_{IN} during a write operation.
- All inputs are Don't Care unless otherwise stated, where Don't Care is either VIL or VIH levels. In the Auto select mode all addresses except A9 and A0 must be held at VIL.

READ ONLY MODE

 $V_{PP} < V_{CC} + 2V$

Command Register Inactive

Read

The Am28F020 functions as a read only memory when VPP < Vcc + 2V. The Am28F020 has two control functions. Both must be satisfied in order to output data. CE controls power to the device. This pin should be used for specific device selection. OE controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time tacc is equal to the delay from stable addresses to valid output data. The chip enable access time t_{CE} is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable at least t_{ACC} – t_{OE}).

Standby Mode

The Am28F020 has two standby modes. The CMOS standby mode (\overline{CE} input held at $V_{CC} \pm 0.5V$), consumes less than 100 μ A of current. TTL standby mode (\overline{CE} is held at V_{IH}) reduces the current requirements to less than 1mA. When in the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during erasure, programming, or program/erase verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when \overline{OE} is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device

Programming In A PROM Programmer

To activate this mode, the programming equipment must force $V_{\rm ID}$ (11.5V to 13.0V) on address A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$, and $V_{\rm PP}$ must be less than or equal to $V_{\rm CC}$ + 2.0V while using this Auto select mode. Byte 0 (A_0 = $V_{\rm IL}$) represents the manufacturer code and byte 1 (A_0 = $V_{\rm IH}$) the device identifier code. For the Am28F020 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

(Refer to the AUTO SELECT paragraph in the ERASE, PROGRAM, and READ MODE section for programming the Flash memory device in-system).

Table 2. Am28F020 Auto Select Code

Туре	Ao	Code (HEX)	DQ ₇	DQ ₆	DQ5	DQ4	DQ ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer Code	VIL	01	0	0	0	0	0	0	0	1
Device Code	ViH	2A	0	0	1	0	1	0	1	0



ERASE, PROGRAM, AND READ MODE

$V_{PP} = 12.0 \text{ V} \pm 5\%$ Command Register Active

Write Operations

High voltage must be applied to the VPP pin in order to activate the command register. Data written to the register serves as input to the internal state machine. The output of the state machine determines the operational function of the device.

The command register does not occupy an addressable memory location. The register is a latch that stores the command, along with the address and data information needed to execute the command. The register is written by bringing \overline{WE} and \overline{CE} to V_{IL} , while \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} , while data is latched on the rising edge of the \overline{WE} pulse. Standard microprocessor write timings are used.

Register bits $R_7 - R_0$ correspond to the data inputs $DQ_7 - DQ_0$ (Refer to Table 3). Register bits $R_7 - R_5$ store the command data. All register bits R_4 to R_0 must be zero. The only exceptions are: the reset command, when FFH is written to the register and Auto select, when 90H or 80H is written to the register.

The device requires the \overline{OE} pin to be V_{IH} for write operations. This condition eliminates the possibility for bus contention during programming operations. In order to write, \overline{OE} must be V_{IH}, and \overline{CE} and \overline{WE} must be V_{IL}. If any

pin is not in the correct state a write command will not be executed.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Command Definitions

The contents of the command register default to 00H (Read Mode) in the absence of high voltage applied to the VPP pin. The device operates as a read only memory. High voltage on the VPP pin enables the command register. Device operations are selected by writing specific data codes into the command register. Table 4 defines these register commands.

Read Command

Memory contents can be accessed via the read command when VPP is high. To read from the device, write 00H into the command register. Wait 6 µs before reading the first accessed address location. All subsequent Read operations take tacc. Standard microprocessor read cycles access data from the memory. The device will remain in the read mode until the command register contents are altered.

The command register defaults to 00H (read mode) upon VPP power-up. The 00H (Read Mode) register default helps ensure that inadvertent alteration of the memory contents does not occur during the VPP power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Table 3. Command Register

Data Input/Output	DQ ₇	DQ ₆	DQ5	DQ4	DQ₃	DQ ₂	DQ ₁	DQ₀
Command Register	R ₇	R ₆	R ₅	R ₄	Rз	R ₂	R ₁	R₀
Data/Commands (Notes 1, 2)	X	X	Х	Х	Х	Х	Х	Х

Notes:

- 1. See Table 4 Am28F020 Command Definitions
- 2. X = Appropriate Data or Register Commands

4–112 Am28F020

Table 4. Am28F020 Command Definitions

	First Bus Cy	cle		Second Bus Cycle			
Command	Operation (Note 1)	Address (Note 2)	Data (Note 3)	Operation (Note 1)	Address (Note 2)	Data (Note 3)	
Read Memory (Notes 6, 7)	Write	Х	00H/FFH	Read	RA	RD	
Read Auto select	Write	Х	80H or 90H	Read	00H/01H	01H/2AH	
Set-up Erase/Erase (Note 4)	Write	Х	20H	Write	Х	20H	
Erase-Verify (Note 4)	Write	EA .	A0H	Read	Х	EVD	
Set-up Program/Program (Note 5)	Write	Х	40H	Write	PA	PD	
Program-Verify (Note 5)	Write	Х	C0H	Read	X	PVD	
Embedded Set-up Erase/ Embedded Erase	Write	Х	30H	Write	Х	30H	
Embedded Set-up Program/ Embedded Program	Write	Х	50H	Write	PA	PD	
Reset (Note 7)	Write	Х	FFH	Write	Х	FFH	

Notes:

- 1. Bus operations are defined in Table 1.
- 2. RA = Address of the memory location to be read.
 - EA = Address of the memory location to be read during erase-verify.
 - PA = Address of the memory location to be programmed.
 - Addresses are latched on the falling edge of the WE pulse.
- 3. RD = Data read from location RA during read operation.
 - EVD = Data read from location EA during erase-verify.

 PD = Data to be programmed at location PA. Data latched on the rising edge of WE.
 - PVD = Data read from location PA during program-verify. PA is latched on the Program command.
- 4. Figure 1 illustrates the Flasherase Electrical Erase Algorithm.
- 5. Figure 2 illustrates the Flashrite Programming Algorithm.
- Wait 6 μs after first Read command before accessing the data. When the second bus command is a Read command, all subsequent Read operations take tacc.
- 7. Please reference Reset Command section on page 5-110.



FLASH MEMORY PROGRAM/ERASE OPERATIONS

Section I: Details AMD's Flasherase and Flashrite Algorithms

Section II: Details AMD's Embedded Program and Erase Operations

Section I: Details AMD's Flasherase and Flashrite Algorithms

Flasherase Erase Sequence Set-up Erase/Erase Commands

Set-up Erase

Set-up Erase is the first of a two-cycle erase command. It is a command-only operation that stages the device for bulk chip erase. The array contents are not altered with this command. 20H is written to the command register in order to perform the Set-up Erase operation.

Erase

The second two-cycle erase command initiates the bulk erase operation. You must write the Erase command (20H) again to the register. The erase operation begins with the rising edge of the WE pulse. The erase operation must be terminated by writing a new command (Erase-verify) to the register.

This two step sequence of the Set-up and Erase commands helps to ensure that memory contents are not accidentally erased. Also, chip erasure can only occur when high voltage is applied to the V_{PP} pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be altered. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.

Note:

The Flash memory device must be fully programmed to 00H data prior to erasure. This equalizes the charge on all memory cells ensuring reliable erasure.

Erase-verify Command

The erase operation erases all bytes of the array in parallel. After the erase operation, all bytes must be sequentially verified. The Erase-verify operation is initiated by writing A0H to the register. The byte address to be verified must be supplied with the command. Addresses are latched on the falling edge of the \overline{WE} pulse. The rising edge of the \overline{WE} pulse terminates the erase operation.

Margin Verify

During the Erase-verify operation, the Am28F020 applies an internally generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are properly erased.

Verify Next Address

You must write the Erase-verify command with the appropriate address to the register prior to verification of each address. Each new address is latched on the falling edge of WE. The process continues for each byte in the memory array until a byte does not return FFH data or all the bytes in the array are accessed and verified.

If an address is not verified to FFH data, the entire chip is erased again (refer to Set-up Erase/Erase). Erase verification then resumes at the address that failed to verify. Erase is complete when all bytes in the array have been verified. The device is now ready to be programmed. At this point, the verification operation is terminated by writing a valid command (e.g. Program set-up) to the command register. Figure 1 and Table 5, the Flasherase electrical erase algorithm, illustrate how commands and bus operations are combined to perform electrical erasure. Refer to AC Erase Characteristics and Waveforms for specific timing parameters.




Figure 1. Flasherase Electrical Erase Algorithm



Flasherase Electrical Erase Algorithm

This Flash memory device erases the entire array in parallel. The erase time depends on VPP, temperature, and number of erase/program cycles on the device. In general, reprogramming time increases as the number of erase/program cycles increases.

The Flasherase electrical erase algorithm employs an interactive closed loop flow to simultaneously erase all bits in the array. Erasure begins with a read of the memory contents. The Am28F020 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by executing the Flash-rite programming algorithm with the appropriate data pattern.

Should the device be currently programmed, data other than FFH will be returned from address locations. Follow the Flasherase algorithm. Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is ac-

complished using the Flashrite Programming algorithm. Erasure then continues with an initial erase operation. Erase verification (Data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. If a byte fails to verify, the device is erased again. With each erase operation, an increasing number of bytes verify to the erased state. Typically, devices are erased in less than 200 pulses (2 seconds). Erase efficiency may be improved by storing the address of the last byte that fails to verify in a register. Following the next erase operation, verification may start at the stored address location. A total of 1000 erase operations are allowed per reprogram cycle, which corresponds to approximately 10 seconds of cumulative erase time. Erasure typically occurs in one second. The entire sequence of erase and byte verification is performed with high voltage applied to the VPP pin. Figure 1 illustrates the electrical erase algorithm.

Table 5. Flasherase Electrical Erase Algorithm

Bus Operations	Command	Comments
		Entire memory must = 00H before erasure (Note 3) Note: Use Flashrite programming algorithm (Figure 2) for programming.
Standby		Wait for Vpp ramp to Vppн (Note 1) Initialize: Addresses PLSCNT (Pulse count)
Write	Set-Up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twнwн2)
Write	Erase-verify (Note 2)	Address = Byte to Verify Data = A0H Stops Erase Operation
Standby		Write Recovery Time before Read = 6 μs
Read		Read byte to verify erasure
Standby		Compare output to FFH Increment pulse count
Write	Reset	Data = FFH, reset the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See DC Characteristics for value of VPPH or VPPL. The VPP power supply can be hard-wired to the device or switchable.
 When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- Erase Verify is performed only after chip erasure. A final read compare may be performed (optional) after the register is written with the read command.
- 3. The erase algorithm Must Be Followed to ensure proper and reliable operation of the device.




Figure 2. A.C. Waveforms For Erase Operations

Analysis of Erase Timing Waveform

Note

This analysis does not include the requirement to program the entire array to 00H data prior to erasure. Refer to the Flasherase algorithm.

Set-up Erase/Erase

This analysis illustrates the use of two-cycle erase commands (section A & B). The first erase command (20H) is a set-up command and does not affect the array data (section A). The second erase command (20H) initiates the erase operation (section B) on the rising edge of this WE pulse. All bytes of the memory array are erased in parallel. No address information is required.

The erase pulse occurs in section C.

Time-out

A software timing routine (10 ms duration) must be initiated on the rising edge of the $\overline{\text{WE}}$ pulse of section B. An integrated stop timer prevents any possibility of overerasure.

Note:

An integrated stop timer prevents any possibility of overerasure.

Erase-verify

Upon completion of the erase software timing routine, the microprocessor must write the Erase-verify command (A0H). This command terminates the erase operation on the rising edge of the $\overline{\text{WE}}$ pulse (section D). The Erase-verify command also stages the device for data verification (section F).

After each erase operation each byte must be verified. The byte address to be verified must be supplied with the Erase-verify command (section D). Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.

Another software timing routine (6 μ s duration) must be executed to allow for generation of internal voltages for margin checking and read operation (section E).



During Erase-verification (section F) each address that returns FFH data is successfully erased. Each address of the array is sequentially verified in this manner by repeating sections D thru F until the entire array is verified or an address fails to verify. Should an address location fail to verify to FFH data, erase the device again. Repeat sections A thru F. Resume verification (section D) with the failed address.

Each data change sequence allows the device to use up to 1,000 erase pulses to completely erase. Typically 200 erase pulses are required.

Notes:

1. All address locations must be programmed to 00H prior to erase. This equalizes the charge on all memory cells and ensures reliable erasure.

Flashrite Programming Sequence Set-up Program/Program Command

Set-up Program

The Am28F020 is programmed byte by byte. Bytes may be programmed sequentially or at random. Set-up Program is the first of a two-cycle program command. It stages the device for byte programming. The Set-up Program operation is performed by writing 40H to the command register.

Program

Only after the program set-up operation is completed will the next $\overline{\text{WE}}$ pulse initiate the active programming operation. The appropriate address and data for programming must be available on the second $\overline{\text{WE}}$ pulse. Addresses and data are internally latched on the falling and rising edge of the $\overline{\text{WE}}$ pulse respectively. The rising edge of $\overline{\text{WE}}$ also begins the programming operation. You must write the Program-verify command to terminate the programming operation. This two step sequence of the Set-up and Program commands helps to ensure that memory contents are not accidentally written. Also, programming can only occur when high voltage is applied to the $\overline{\text{VPP}}$ pin and all control pins are in their proper state. In absence of this high voltage, memory contents cannot be programmed.

Refer to AC Characteristics and Waveforms for specific timing parameters.

Program Verify Command

Following each programming operation, the byte just programmed must be verified.

Write C0H into the command register in order to initiate the Program-verify operation. The rising edge of this WE pulse terminates the programming operation. The Program-verify operation stages the device for verification of the last byte programmed. Addresses were previously latched. No new information is required.

Margin Verify

During the Program-verify operation, the Am28F020 applies an internally generated margin voltage to the addressed byte. A normal microprocessor read cycle outputs the data. A successful comparison between the programmed byte and the true data indicates that the byte was successfully programmed. The original programmed data should be stored for comparison. Programming then proceeds to the next desired byte location. Should the byte fail to verify, reprogram (refer to Set-up Program/Program). Figure 3 and Table 6 indicate how instructions are combined with the bus operations to perform byte programming. Refer to AC Programming Characteristics and Waveforms for specific timing parameters.

Flashrite Programming Algorithm

The Am28F020 Flashrite Programming algorithm employs an interactive closed loop flow to program data byte by byte. Bytes may be programmed sequentially or at random. The Flashrite Programming algorithm uses 10 microsecond programming pulses. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The program algorithm allows for up to 25 programming operations per byte per reprogramming cycle. Most bytes verify after the first or second pulse. The entire sequence of programming and byte verification is performed with high voltage applied to the VPP pin. Figure 3 and Table 6 illustrate the programming algorithm.




Figure 3. Flashrite Programming Algorithm

Table 6. Flashrite Programming Algorithm

Bus Operations	Command	Comments
Standby		Wait for VPP ramp to VPPH (Note 1) Initialize pulse counter
Write	Set-Up Program	Data = 40H
Write	Program	Valid Address/Data
Standby		Duration of Programming Operation (twнwн1)
Write	Program-Verify (2)	Data = C0H Stops Program Operation
Standby		Write Recovery Time before Read = 6 μs
Read		Read byte to verify programming
Standby		Compare data output to data expected
Write	Reset	Data = FFH, resets the register for read operations.
Standby		Wait for VPP ramp to VPPL (Note 1)

Notes:

- See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0V.
- 2. Program Verify is performed only after byte programming. A final read/compare may be performed (optional) after the register is written with the read command.




Figure 4. A.C. Waveforms for Programming Operations

Analysis Of Program Timing Waveforms

Set-up Program/Program

Two-cycle write commands are required for program operations (section A & B). The first program command (40H) is a set-up command and does not affect the array data (section A). The second program command latches address and data required for programming on the falling and rising edge of WE respectively (section B). The rising edge of this WE pulse (section B) also initiates the programming pulse. The device is programmed on a byte by byte basis either sequentially or randomly.

The program pulse occurs in section C.

Time-out

A software timing routine (10 μs duration) must be initiated on the rising edge of the \overline{WE} pulse of section B.

Note:

An integrated stop timer prevents any possibility of overprogramming.

Program-verify

Upon completion of the program timing routine, the microprocessor must write the program-verify command (C0H). This command terminates the programming operation on the rising edge of the $\overline{\text{WE}}$ pulse (section D). The program-verify command also stages the device for data verification (section F). Another software timing routine (6 μ s duration) must be executed to allow for generation of internal voltages for margin checking and read operations (section E).

During program-verification (section F) each byte just programmed is read to compare array data with original program data. When successfully verified, the next desired address is programmed. Should a byte fail to verify, reprogram the byte (repeat section A thru F). Each data change sequence allows the device to use up to 25 program pulses per byte. Typically, bytes are verified within one or two pulses.

Section II: Details AMD's Embedded Program and Erase Operations

Embedded Erase Algorithm

The automatic chip erase does not require the device to be entirely pre-programmed prior to executing the Embedded set-up erase command and Embedded erase command. Upon executing the Embedded erase command the device automatically will program and verify the entire memory for an all zero data pattern. The system is <u>not</u> required to provide any controls or timing during these operations.

When the device is automatically verified to contain an all zero pattern, a self-timed chip erase and verify begin. The erase and verify operation are complete when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to Read mode. The system is not required to provide any control or timing during these operations.

When using the Embedded Erase algorithm, the erase automatically terminates when adequate erase margin

has been achieved for the memory array (<u>no</u> erase verify command is required). The margin voltages are internally generated in the same manner as when the standard erase verify command is used.

The Embedded set-up erase command is a command only operation that stages the device for automatic electrical erasure of all bytes in the array. Embedded set-up erase is performed by writing 30H to the command register.

To commence automatic chip erase, the command 30H must be written again to the command register. The automatic erase begins on the rising edge of the WE and terminates when the data on DQ7 is "1" (see Write Operation Status section) at which time the device returns to Read mode.

Figure 5 and Table 7 illustrate the Embedded Erase algorithm, a typical command string and bus operations.




Figure 5. Embedded™ Erase Algorithm

Table 7. Embedded Erase Algorithm

Bus Operations	Command	Comments
Standby		Wait for Vpp Ramp to Vppн (1)
Write	Embedded Erase Set-up Command	Data = 30H
Write	Embedded Erase Command	Data = 30H
Read		Data Polling to Verify Erasure
Standby		Compare Output to FFH
Read		Available for Read Operations

Note:

 See DC Characteristics for value of VPPL. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V. Refer to Principles of Operation.

Embedded Programming Algorithm

The Embedded Set-up Program is a command only operation that stages the device for automatic programming. Embedded Set-up Program is performed by writing 50H to the command register.

Once the Embedded Set-up Program operation is performed, the next WE pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the WE pulse. Data is internally latched on the rising edge of the WE pulse. The ris-

ing edge of $\overline{\text{WE}}$ also begins the programming operation. The system is <u>not</u> required to provide further controls or timings. The device will automatically provide an adequate internally generated program pulse and verify margin. The automatic programming operation is completed when the data on DQ7 is equivalent to data written to this bit (see Write Operation Status section) at which time the device returns to Read mode (\underline{no} program verify command is required).

Figure 6 and Table 8 illustrate the Embedded Program algorithm, a typical command string, and bus operation.




Figure 6. Embedded Programming Algorithm

Bus Operations Command Comments				
Standby	Communic	Wait for VPP Ramp to VPPH (1)		
Write	Embedded Erase Set-up Program Command	Data = 50H		
Write	Embedded Program Command	Valid Address/Data		
Read		Data Polling to Verify Erasure		
Standby		Compare Output to FFH		
Read		Available for Read Operations		

Table 8. Embedded Programming Algorithm

Note:

 See DC Characteristics for value of VPPH. The VPP power supply can be hard-wired to the device or switchable. When VPP is switched, VPPL may be ground, no connect with a resistor tied to ground, or less than Vcc + 2.0 V. Refer to Principles of Operation. Device is either powered-down, erase inhibit or program inhibit.

Write Operation Status Data Polling—DQ7

The Am28F020 features Data Polling as a method to indicate to the host system that the Embedded algorithms are either in progress or completed.

While the Embedded Programming algorithm is in operation, an attempt to read the device will produce the compliment data of the data last written to DQ7. Upon completion of the Embedded Program algorithm an attempt to read the device will produce the true data last written to DQ7. The Data Polling feature is valid after the rising edge of the second WE pulse of the two write pulse sequence.

While the Embedded Erase algorithm is in operation, DQ7 will read "0" until the erase operation is completed. Upon completion of the erase operation, the data on DQ7 will read "1". The Data Polling feature is valid after the rising edge of the second WE pulse of the two Write pulse sequence.

The Data Polling feature is only active during Embedded Programming or erase algorithms.

See Figure 7a and 8 for the Data Polling timing specifications and diagrams.




Figure 7a. Data Polling Algorithm




Toggle Bit-DQ6

The Am28F020 also features a "Toggle Bit" as a method to indicate to the host system that the Embedded algorithms are either in progress or completed.

While the Embedded Program or Erase algorithm is in progress, successive attempts to read data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase algorithm is

completed, DQ6 will stop toggling and valid data will be read. The toggle bit is valid after the rising edge of the tirst WE pulse of the two write pulse sequence, unlike Data Polling which is valid after the rising edge of the second WE pulse. This feature allows the user to determine if the device is partially through the two write pulse sequence.

See 7b and 8 for the $\overline{\text{Data}}$ Polling timing specifications and diagrams.



14727-011B

Figure 7b. Toggle Bit Algorithm




Figure 8. AC Waveforms for Data Polling and Toggle Bit during Embedded Algorithm Operations

Algorithm Timing Delays

There are four different timing delays associated with the Flasherase and Flashrite algorithms:

- The first delay is associated with the VPP rise-time when VPP first turns on. The capacitors on the VPP bus cause an RC ramp. After switching on the VPP, the delay required is proportional to the number of devices being erased and the 0.1μF/device. VPP must reach its final value 100ns before commands are executed.
- 2. The second delay time is the erase time pulse width (10 ms). A software timing routine should be run by the local microprocessor to time out the delay. The erase operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the erase operation. To ensure proper device operation, write the Erase-verify operation after each pulse, or the device may continue to erase until the memory cells are driven into depletion (over-erasure). Should this happen the internal circuitry will no longer select unique addresses. A symptom of over-erasure is an error attempting to program the next time. Occasionally it is possible to recover over-erased devices by programming all of the locations with 00H data.
- 3. A third delay time is required for each programming pulse width (10 µs). The programming algorithm is interactive and verifies each byte after a program pulse. The program operation must be terminated at the conclusion of the timing routine or prior to executing any system interrupts that may occur during the programming operation.
- 4. A fourth timing delay associated with both the Flasherase and Flashrite algorithms is the write recovery time (6 μs). During this time internal circuitry is changing voltage levels from the erase/ program level to those used for margin verify and read operations. An attempt to read the device during this period will result in possible false data (it may appear the device is not properly erased or programmed).

Note:

Software timing routines should be written in machine language for each of the delays. Code written in machine language requires knowledge of the appropriate microprocessor clock speed in order to accurately time each delay.

Parallel Device Erasure

Many applications will use more than one Flash memory device. Total erase time may be minimized by imple-

menting a parallel erase algorithm. Flash memories may erase at different rates. Therefore each device must be verified separately. When a device is completely erased and verified use a masking code to prevent further erasure. The other devices will continue to erase until verified. The masking code applied could be the read command (00H).

Power-up Sequence

Vcc Prior to VPP

The Am28F020 powers-up in the Read only mode. In addition, the memory contents may only be altered after successful completion of a two step command sequence.

VPP Prior to Vcc

When Vcc = 0 V, the VPP voltage is internally disabled from the device. Memory contents cannot be altered. With VPP = 12 V, the Flash device resets to the Read mode when Vcc rises above 2 V.

Power supply sequencing is not required.

Reset Command

The Reset command initializes the Flash memory device to the Read mode. In addition, it also provides the user with a safe method to abort any device operation (including program or erase).

The Reset command must be written two consecutive times after the set-up Program command (40H). This will reset the device to the Read mode.

Following any other Flash command, write the Reset command once to the device. This will sately abort any previous operation and initialize the device to the Read

The set-up Program command (40H) is the only command that requires a two sequence reset cycle. The first Reset command is interpreted as program data. However, FFH data is considered null data during programming operations (memory cells are only programmed from a logical "1" to "0"). The second Reset command safely aborts the programming operation and resets the device to the Read mode.

Memory contents are not altered in any case.

This detailed information is for your reference. It may prove easier to always issue the Reset command two consecutive times. This eliminates the need to determine if you are in the set-up Program state or not.



Auto Select Command

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Programming In-system

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A_9 to a high voltage. However, multiplexing high voltage onto address lines is not a generally desired system design practice.

The Am28F020 contains an Auto Select operation to supplement traditional PROM programming methodology. The operation is initiated by writing 80H or 90H into the command register. Following this command, a read cycle address 0000H retrieves the manufacturer code of 01H. A read cycle from address 0001H returns the device code 2AH (See Table 2). To terminate the operation, it is necessary to write another valid command into the register (See Table 3).



ABSOLUTE MAXIMUM RATINGS

Storage Temperature Ceramic Packages - 65°C to +150°C Plastic Packages - 65°C to +125°C Ambient Temperature with Power Applied - 55°C to + 125°C Voltage with Respect To Ground All pins except A₉ and V_{PP} (Note 1) - 2.0 V to +7.0 V Vcc (Note 1) - 2.0 V to +7.0 V Ag (Note 2) - 2.0 V to +14.0 V VPP (Note 2) -2.0 V to +14.0 VOutput Short Circuit Current (Note 3) 200 mA Notes:

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc + 0.5 V. During voltage transitions, outputs may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- Minimum DC input voltage on A₉ and VPP pins is -0.5V. During voltage transitions, A₉ and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉ and VPP is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- No more than one output shorted at a time. Duration of the short circuit should not be greater than one second. Conditions equal Vout = 0.5 V or 5.0 V, Vcc = Vcc max. These values are chosen to avoid test problems caused by tester ground degradation. This parameter is sampled and not 100% tested, but guaranteed by characterization.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.


OPERATING RANGES	
Commercial (C) Devices	
Case Temperature (Tc)	0°C to +70°C
Industrial (I) Devices	
Case Temperature (Tc)	- 40°C to +85°C
Extended (E) Devices	
Case Temperature (Tc)	- 55°C to +125°C
Military (M) Devices	
Case Temperature (Tc)	- 55°C to +125°C
Vcc Supply Voltages	
Vcc for Am28F020-X5	+ 4.75 V to +5.25 V
Vcc for Am28F020-XX0	+ 4.50 V to +5.50 V

VPP Supply Voltages
Read - 0.5 V to +12.6 V
Program, Erase, and Verify + 11.4 V to +12.6 V




MAXIMUM OVERSHOOT

Maximum Negative Input Overshoot




11561-009A

Maximum Positive Input Overshoot



11561-010A

Maximum V_{PP} Overshoot



11561-011A

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted) (Notes 1–3)

DC CHARACTERISTICS-TTL/NMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., Vin = Vcc or Vss		+1.0	μА
lro	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		+1.0	μА
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = V _{IH}		1.0	mA
Icc ₁	Vcc Active Read Current	Vcc - Vcc Max., CE = V _{IL} , OE = V _{IH} lout = 0 mA, at 6 MHz		30	mA
Icc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
lcc3	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
IPPS	VPP Standby Current	Vpp = VppL		+1.0	μΑ
lpp1	VPP Read Current	VPP = VPPH		200	
		VPP = VPPL		+1.0	μА
IPP2	VPP Programming Current	V _{PP} = V _{PPH} Programming in Progress		30	mA
IPP3	VPP Erase Current	V _{PP} = V _{PPH} Erasure in Progress		30	mA
ViL	Input Low Voltage		-0.5	0.8	٧
ViH	Input High Voltage		2.0	Vcc + 0.5	V
Vol	Output Low Voltage	loL = 5.8 mA Vcc = Vcc Min.		0.45	V
V _{OH1}	Output High Voltage	IoH = -2.5 mA Vcc = Vcc Min.	2.4		٧
ViD	As Auto Select Voltage	Ag = VID	11.5	13.0	٧
lio	A ₉ Auto Select Current	A ₉ = V _{ID} Max. Vcc - Vcc Max.		35	μА
VPPL	VPP during Read-Only Operations	Note: Erase/Program are inhibited when VPP = VPPL	0.0	Vcc +2.0	٧
Vppн	V _{PP} during Read/Write Operations		11.4	12.6	٧
VLKO	Low Vcc Lock-out Voltage		3.2		٧



DC CHARACTERISTICS-CMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	Vcc - Vcc Max., Vin = Vcc or Vss		+ 1.0	μА
lLO	Output Leakage Current	Vcc - Vcc Max., Vout = Vcc or Vss		+ 1.0	μА
lccs	Vcc Standby Current	Vcc - Vcc Max. CE = Vcc ± 0.5 V		100	μА
lcc1	Vcc Active Read Current	Vcc - Vcc Max., CE = VIL, OE = VIH lout = 0 mA, at 6 MHz		30	mA
Icc2	Vcc Programming Current	CE = V _{IL} Programming in Progress		30	mA
Іссз	Vcc Erase Current	CE = V _{IL} Erasure in Progress		30	mA
lpps	VPP Standby Current	VPP = VPPL		+ 1.0	μА
IPP1	VPP Read Current	VPP = VPPH		200	μА
I _{PP2}	VPP Programming Current	VPP = VPPH Programming in Progress		30	mA
Іррз	VPP Erase Current	V _{PP} = V _{PPH} Erasure in Progress		30	mA
VIL	Input Low Voltage		-0.5	0.8	٧
ViH	Input High Voltage		0.7 Vcc	Vcc + 0.5	V
Vol	Output Low Voltage	loL - 5.8 mA Vcc - Vcc Min.		0.45	٧
Vон1	Output High Voltage	loн = -2.5 mA, Vcc = Vcc Min.	0.85 Vcc		
Voh2	, ,	lон ـ −100 μA, Vcc ـ Vcc Min.	Vcc -0.4		V
VID	A ₉ Auto Select Voltage	A9 = VID	11.5	13.0	V
all	A ₉ Auto Select Current	A9 = VID Max. Vcc - Vcc Max.		35	μА
VPPL	V _{PP} during Read-Only Operations	Note: Erase/ Program are inhibited when VPP = VPPL	0.0	Vcc + 2.0	V
Vррн	VPP during Read/Write Operations		11.4	12.6	٧
VLKO	Low Vcc Lock-out Voltage		3.2		٧

Notes:

- 1. Caution: the Am28F020 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- 2. Icc1 is tested with \overline{OE} = V_{IH} to simulate open outputs.
- 3. Maximum active power usage is the sum of Icc and Ipp.

PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0	8	10	pF
Соит	Output Capacitance	Vout = 0	8	12	pF
CIN2	VPP Input Capacitance	Vpp = 0	8	12	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions TA = 25°C, f = 1.0 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified AC CHARACTERISTICS—Read Only Operation (Notes 1–2)

Parameter					Am2	8F020		
Syr JEDEC	nbols Standard	Parameter Description		-90 -95	-120	-150	-200	Unit
tavav	trc	Read Cycle Time	Min. Max.	90	120	150	200	ns
telav	tce	Chip Enable Access Time	Min. Max.	90	120	150	200	ns
tavov	tacc	Address Access Time	Min. Max.	90	120	150	200	ns
tglav	toe	Output Enable Access Time	Min. Max.	35	50	75	75	ns
telax	tız	Chip Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
t EHQZ	tor	Chip Disable to Output in High Z	Min. Max.	20	30	35	35	ns
tGLQX	toLZ	Output Enable to Output in Low Z	Min. Max.	0	0	0	0	ns
tgноz	tor	Output Disable to Output in High Z	Min. Max.	20	30	35	35	ns
taxox	tон	Output Hold from first of Address, CE, or OE Change	Min. Max.	0	0	0	0	ns
twhgl		Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tvcs		Vcc Set-up Time to Valid Read	Min. Max.	50	50	50	50	μs

Notes:

- Output Load (except Am28F020-95): 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 10 ns, Input Pulse levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V Outputs: 0.8 V and 2 V
- 2. The Am28F020-95 Output Load: 1 TTL gate and $C_L = 30 \text{ pF}$

Input Rise and Fall Times: ≤ 10 ns Input Pulse levels: 0 to 3 V

Timing Measurement Reference Level: 1.5 V inputs and outputs.

3. tycs is guaranteed by design not tested.



AC CHARACTERISTICS—Write/Erase/Program Operations (Notes 1-4)


	ameter			Am28F020				
	nbols	B		-90	-120	-150	-200]
JEDEC	Standard	Parameter Description		-95				Unit
tavav	twc	Write Cycle Time	Min. Max.	90	120	150	200	ns
tavwl	tas	Address Set-Up Time	Min. Max.	0	0	0	0	ns
twlax	tан	Address Hold Time	Min. Max.	45	50	60	75	ns
tovwh	tos	Data Set-Up Time	Min. Max.	45	50	60	60	ns
twhox	tон	Data Hold Time	Min. Max.	10	10	10	10	ns
tоен		Output Enable Hold Time for Embedded™ Algorithm only	Min. Max.	10	10	10	10	ns
twhgl	twn	Write Recovery Time before Read	Min. Max.	6	6	6	6	μs
tghwl		Read Recovery Time before Write	Min. Max.	0	0	0	0	μs
telwl	tcs	Chip Enable Set-Up Time	Min. Max.	0	0	0	0	ns
twheh	tсн	Chip Enable Hold Time	Min. Max.	0	0	0	0	ns
twlwh	twp	Write Pulse Width	Min. Max.	45	50	50	50	ns
twhwl	twpн	Write Pulse Width HIGH	Min. Max.	20	20	20	20	ns
twnwh1		Duration of Programming Operation	Min. Max.	10 25	10 25	10 25	10 25	μs
twhwh2		Duration of Erase Operation	Min. Max.	9.5 10.5	9.5 10.5	9.5 10.5	9.5 10.5	ms
twнwнз		Embedded™ Programming Operation (Note 5)	Min. Max.	16	16	16	16	μs
twhwh4		Embedded™ Erase Operation	Min. Max.	9.5	9.5	9.5	9.5	ms
t EHVP		Chip Enable Set-Up Time to V _{PP} Ramp	Min. Max.	100	100	100	100	ns
tvpel		VPP Set-Up Time to Chip Enable LOW	Min. Max.	100	100	100	100	ns
tvcs		Vcc Set-Up Time to Chip Enable Low	Min. Max.	50	50	50	50	μs
tvppr		V _{PP} Rise Time 90% V _{PPH}	Min. Max.	500	500	500	500	ns
tvppf		V _{PP} Fall Time 10% V _{PPL}	Min. Max.	500	500	500	500	ns
tLKO		Vcc < Vько to Reset	Min. Max.	100	100	100	100	ns

^{*}See notes on following page.



Notes:

- Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read Only operations.
- Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the Write Pulse Width (within a longer Write-Enable timing waveform) all set-up, hold and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.
- 3. All devices except Am28F020-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.45 V to 2.4 V Timing Measurement Reference Level: Inputs: 0.8 V and 2.0 V; Outputs: 0.8 V and 2.0 V
- Am28F020-95. Input Rise and Fall times: ≤ 10 ns; Input Pulse Levels: 0.0 V to 3.0 V Timing Measurement Reference Level: Inputs and Outputs: 1.5 V
- 5. Embedded Program Operation of 16 μs consists of 10 μs program pulse and 6 μs write recovery before read. This is the minimum time for one pass through the programming algorithm.



11561-013B

Figure 9. AC Waveforms for Read Operations




Figure 10. AC Waveforms for Erase Operations







Figure 11. AC Waveforms for Programming Operations

4–136 Am28F020




Notes:

- 1. DIN is data input to the device.
- 2. Dout is the output of the complement of the data written to the device.
- 3. Dout is the output of the data written to the device.

Figure 12. AC Waveforms for Embedded Erase Operation






Notes:

- 1. DIN is data input to the device.
- 2. Dout is the output of the complement of the data written to the device.
- 3. DOUT is the output of the data written to the device.

Figure 13. AC Waveforms for Embedded Programming Operation


SWITCHING TEST CIRCUIT




11561-012A

C_L = 100 pF including jig capacitance (30 pF for Am28F020-95)

SWITCHING TEST WAVEFORMS





All Devices Except Am28F020-95

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

For Am28F020-95

AC Testing. Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 10 ns.

08007-003A



ERASE AND PROGRAMMING PERFORMANCE

		Limits			
Parameter	Min.	Тур.	Max.	Unit	Comments
Chip Erase Time		2 (Note 1)	30 (Note 2)	S	Excludes 00H programming prior to erasure
Chip Programming Time		4 (Note 1)	48	S	Excludes system-level overhead
Erase/Program Cycles					
Am28F020-95C4JC	10,000			Cycles	
Am28F020-95C3JC	1,000			Cycles	

Notes:

- 1. 25°C, 12V VPP
- 2. The Embedded algorithm allows for 60 second erase time for military temperature range operations.

LATCHUP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to Vss on all pins except I/O pins		
(Including A₀ and Vpp)	-1.0 V	13.5 V
Input Voltage with respect to Vss on all pins I/O pins	−1.0 V	Vcc + 1.0 V
Current	-100 mA	+100 mA
Includes all pins except Vcc. Test conditions: Vcc = 5.0 V, one pin at a time).	



Considerations for In-System Programming

BASIC PRINCIPLES

AMD Flash memories use 100% TTL-level control inputs to manage the command register. Erase and reprogramming operations use a fixed 12.0 V \pm 0.6 V power supply.

Read Only Memory

Without high $V_{\rm pp}$ voltage, the Flash memory functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Command Register

The command register is enabled only when high voltage is applied to the V_{pp} pin. The erase and reprogramming operations are only accessed via the register. Two-cycle commands are required for erase and reprogramming operations. In addition, the traditional read, standby, output disable, and Auto select modes are available via the register.

The AMD Flash memory command register is written using standard microprocessor write timings. The register controls an internal state machine that manages all device operations.

For system design simplification, the AMD's Flash memory is designed to support either $\overline{\text{WE}}$ or $\overline{\text{CE}}$ controlled writes. During a system write cycle, addresses are latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs last. Data is latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. All setup and hold times are with respect to the $\overline{\text{WE}}$ signal. To simplify the following discussion, the $\overline{\text{WE}}$ pin is used as the write cycle control pin throughout the rest of this text.

Overview of Erase/Program Operations

Erase Sequence

A multiple step command sequence is required to erase the Flash device (a two-cycle Erase command and repeated one cycle verify commands).

Note:

The Flash memory array must be completely programmed prior to erasure. Refer to the Flasherase™ Algorithm.

 Erase Set-up: Write the Erase/Erase Set-up command to the command register.

- Erase: Write the Erase/Erase Set-up command to the command register again. The second command initiates the erase operation. Time-out the erase pulse width.
- 3. Erase-verify: Write the Erase-verify command to the command register. This command terminates the erase operation. After the erase operation, each byte of the array must be verified. Address information must be supplied with the Erase-verify command. This command verifies the margin and outputs the addressed byte in order to compare the array data with FFH data (Byte erased). After successful data verification the Erase-verify command is written again with new address information. Each byte of the array is sequentially verified in this manner.

If data of the addressed location is not verified, the Erase sequence is repeated until the entire array is successfully verified or the sequence is repeated 1000 times.

Programming Sequence

A three-step command sequence (a two-cycle Program command and one-cycle verify command) is required to program a byte of the Flash array. Refer to the Flashrite[™] Algorithm.

- Program Set-up: Write the Program/Program Setup command to the command register.
- Program: Write the Program/Program Set-up command to the command register with the appropriate Address and Data. Time-out the program pulse width.
- 3. Program-verify: Write the Program-verify command to the command register. This command terminates the programming operation. In addition, this command verifies the margin and outputs the byte just programmed in order to compare the array data with the original data programmed. After successful data verification, the programming sequence is initiated again for the next byte address to be programmed.

If data is not verified, the Program sequence is repeated until a successful comparison is verified or the sequence is repeated 25 times per byte.

CONSIDERATIONS FOR IN-SYSTEM PROGRAMMING APPLICATIONS

V_{pp} Generation and Control

Constant V_{pp} voltage of 12.0 V ± 0.6 V is required for erase and programming operations. Parallel device reprogramming (either 16-bit or 32-bit data words) requires 30 mA of current for each device in the Flash memory array.

V_{pp} voltage can be generated in a number of ways:

- 1. Use analog circuitry to pump 5 V to V_{PP} Voltage
- Use DC/DC, monolithic convertor to pump 5 V to V_{pp} Voltage.
- 3. Hardwire Vpp Voltage to the Flash Device
- 4. Umbilical Cord Programming

It is important to maintain the specified V_{pp} voltages when reprogramming the Flash memory device. All internal device voltages are generated from the V_{pp} reference. Inappropriate V_{pp} voltage may impair device performance. Internal voltages do not exceed that of external V_{pp} .

Unlike other approaches to Flash memories, AMD's devices actually verify margin for each byte during erase and programming operations. This is accomplished during the Erase-verify and Program-verify operations respectively. During these operations, the appropriate margin-verify voltages are internally tapped off of the $\rm V_{pp}$ voltage via the command register and internal $\rm V_{pp}$ circuitry. This allows for Erase/Erase-verify and Program/Program-verify operations to be performed with static $\rm V_{cc}$ (5 V) and $\rm V_{pp}$ (12 V) voltages.

V_{PP} Supply

1. Use analog circuitry to Pump 5 V to V_{PP} Voltage.

See Application Note AN-102 on $V_{\rm pp}$ Generation and Control for circuit schematics and more detailed discussions.

2. Use DC/DC Monolithic Convertor to Pump 5.0 V to $\rm V_{\rm pp}.$

A monolithic DC/DC convertor from Valor Electronics, the PM9006, is appropriate for the digital world to supply the 12.0 V ± 0.6 V V_{pp} voltage. The V_{pp} voltage is generated on a chip using the standard system V_{cc} (5.0 V) voltage. Standard TTL commands are used to disable the 12.0 V output supply when programming or erasing operations are not intended. The enable (\overline{E}) function provides absolute write protection to guarantee against inadvertent program or erasure. Flash memory

contents cannot be altered without the active 12.0 V $V_{\rm pp}$ supply. The enable pin also saves system power when the DC/DC convertor is not required. The PM9006 has a minimum efficiency of 50% at full load. The PM9006 comes in a 24-pin package.

The Valor PM9006 provides a controlled 12.0 V output that is regulated within the $\pm 5\%$ (± 0.6 V) V_{pp} specification. The standard system V_{cc} (5.0 V) supply is converted to the V_{pp} (12.0 V) supply by the DC/DC convertor. The voltage transitions are smooth and protect against destructive positive or negative overshoot.

The PM9006 can supply 165 mA of current at the regulated 12.0 V ± 0.6 V output. The 5.0 V ± 0.5 V DC input supply of the DC/DC convertor uses a maximum of 840 mA of input current. The Am28F010 specifies a maximum V_{pp} current of 30 mA for either the erase or program operations. Actual current required for these operations is substantially lower than this. Given the maximum V_{pp} current of 30 mA for each device, four (4) Am28F010 may be programmed and erased in parallel (120 mA) with one PM9006 device. The PM9006 V_{pp} supply current = 165 mA.


Parallel programming and erasure allows for the most efficient method to reprogram x16 or x32 bit data words. Refer to the following application note for parallel program and erase flow charts.

Board Level Resets

System designs should not allow the Flash device to perform any programming or erase operations when the CPU does not have control of the Flash device. Some designs incorporate board level reset circuitry that suspends operation of the local CPU if the $V_{\rm cc}$ level falls below a predetermined value (such as 4.6 V). If this is the case, the reset circuitry should also disable the $V_{\rm pp}$ power supply whenever the CPU is held in reset.

If the local CPU is forced into reset mode while it is programming or erasing the Flash device, the system reset circuit should also terminate that operation. To accomplish this, the PM9006's enable pin should be driven high whenever the reset circuitry is active. Drive the chip enable pin of the PM9006 with the logical OR of the reset circuitry's output signal and the chip enable control line to the PM9006. This will disable the $V_{\rm pp}$ supply and hence termiante any programming or erase operation. The Flash device automatically resets to the read mode when $V_{\rm pp}$ is disabled.

Please reference the PM9006 data sheet for complete details of device operation. One method of implementing the PM9006 DC/DC convertor is illustrated on page four.



Pins 3 through 9 and 16 through 23 are not internally connected to the device and do not need to be driven.

Generate and Control 12.0 V

Hardwire V_{PP} Voltage to the Flash Device.

Typically this approach is used in the most cost sensitive applications. Regulated 12.0 V supplies are commonly available in many systems.

When $V_{\rm cc}=0$ V, the $V_{\rm pp}$ voltage is internally disabled from the device. Memory contents cannot be altered. The Flash device automatically resets to the read mode when $V_{\rm cc}$ rises above 2 V. This occurs even when $V_{\rm pp}=12$ V.

Power Supply sequencing is not required.

The device will only respond to the correct sequence of commands in order to change the state of the Flash memory from Read mode to any other mode. In addition, the three control pins must be in their correct state $(\overline{CE} = Low, \overline{OE} = High, and \overline{WE} = Low)$ in order to accept a command from the data bus.

A number of additional procedures are available to further prevent inadvertent writes should system glitches occur during system/device power transitions:


- Hold any control pin (CE, OE, or WE) in a non-write condition. This disables the device from executing a write operation. Please refer to following example.
- Any "illegal" command (an illegal command is one that is not defined in the AMD Flash Memory data sheet under the section – Command Definitions) written to the Flash device will automatically terminate any operation and reset the device to the Read Mode.

4. Umbilical Cord Programming

Many applications perform system updates using the umbilical cord or edge connector programming method. The external programming equipment supplies the 12.0 V ± 0.6 V V_{PP} voltage. When the umbilical cord is disconnected, be aware that electrostatic discharge may build up on the floating V_{PP} pin. To prevent this

Example:

Holding WE in a non-write condition during power transitions.



In systems where the VPP pin is to be connected directly to the +12 V supply, WE should be held in a non-write state during power supply transitions. This will prevent against inadvertent write conditions.

During power supply transitions, VPP voltage is internally disabled from the Flash device until Vcc rises above 2 V. In addition, the Flash device automatically resets to the read mode as Vcc rises above 2 V. When write enable is at VIH the command register is internally disabled from the internal state machine of the Flash device. When the command register is disabled, data commands can not be transferred to the state machine. Therefore the state of the Flash device will not be altered from the read mode. Access to the command register will be prevented until the WE line is driven to a logic level low by the system write control.

Note: VIH Min. = 2.0 V

problem, tie the V_{pp} pin to ground via a large (10K Ω) pull-up resistor and a capacitor.

V_{pp} Layout and Circuitry

Be aware that AC current is a component of DC power switching characteristics. Design the printed circuit board traces handling this current to accommodate high frequency.

Printed Circuit Board Trace Layout: Use a single ground plane to eliminate potential loops. Keep all inductive impedances at a minimum on all high current traces.

 ${
m V_{pp}}$ Regulator Circultry Layout: Locate the ${
m V_{pp}}$ generation circuitry as close to the Flash memory array as possible. In addition, minimize lead lengths of the network. To help prevent noise from being picked up in feedback loops, locate all resistors and capacitors as close to the ${
m V_{pp}}$ network as possible. In order to prevent input ground loops, use separate returns for input and output capacitors.

Device Decoupling

Switching \overline{CE} inputs for memory selection causes transient current peaks at the Flash device. The Flash memory devices should be decoupled with the appropriate capacitance.

- Connect a 0.1 μF ceramic capacitor between V_{cc} and V_{ss} and one between V_{PP} and V_{ss}. The capacitors should be placed as close to each device as possible.
- In addition, connect a 4.7 μF electrolytic capacitor between V_{cc} and V_{ss} on the memory arrays' power supply. Do this for each set of eight memory devices. This bulk capacitor will maintain even voltage to the memory array.

System Initialization

During remote code updates the possibility that the communication link could be disrupted during a reprogramming sequence exists. Should this occur, the state of the Flash device (Erased, Partially Programmed, etc.) may not be known. Bootcode should always reset the Flash memory as part of the initialization sequence. Also, status flags should be read to determine the state of the Flash device upon reset.

Systems that are designed for remote updates should contain the following as at least a subset of the bootcode program:

- In-system reprogramming routines for Flash.
- Standard initialization and diagnostic routines.
- A set of communication routines,

as part of the boot code. The boot code can be cost effectively stored in an AMD ExpressROM $^{\text{m}}$ as a separate memory device.

As with any logic device, the Reset command initializes the Flash memory to a known state: the Read mode. This is accomplished by writing the Reset command twice in succession to the Flash device. This should occur in the first part of the system initialization routine.

First we will discuss resetting the Flash device as part of the initialization sequence. Then we will discuss the use of reprogramming flags to keep track of the state of the Flash device after remote updates (i.e., does the memory content contain valid data).

Interrupt Sequences

Interrupt sequences should always reset the Flash device as the first part of any routine. In addition, it is advisable to disable the V_{pp} voltage during interrupts. The Reset command should be written twice in a row to

all Flash devices as part of the interrupt sequence. This resets the Flash device to the Read mode. Reset the Flash device as the initial commands of any routine. This procedure is also relevant should a software or hardware reset occur while the system is in the process of reprogramming the Flash memory. By including the consecutive reset command sequence in the bootcode the erase or program operations will be terminated when the system reboots.

Hardware resets may be implemented by connecting the reset signal directly to an interrupt controller. The software interrupt sequence to reset the Flash memory is then executed by the controller.

Data Transmission

In order to guarantee accurate data updates, reprogramming protocols may include echo techniques or error-free transmission algorithms.

The echo technique is a straight forward approach to verify transmission of accurate data. The remote system sends back the Flash memory instructions (i.e. Set-up Erase/Erase) to the host system. The remote system waits for a confirmation of the instruction prior to execution. Once the memory array is reprogrammed, the remote system transmits the data to the host for verification. Upon confirmation the remote system programs the Data Valid word. This concept is explained in the Data Valid section.

Handshaking

Communication protocols for the host system in charge of remote updates should require a status check from the target system prior to sending reprogramming commands. If the system indicates it is available, the appropriate command is issued by the host system. Should the remote system indicate it is not available the host may break the communication link and wait for a request to reconnect later. Handshaking protocols are recommended in applications where system downtime is not acceptable to accommodate reprogramming routines.

Data Valid Flags

Once the Flash memory and other system components have been reset the system should check for the validity of data contained in the Flash memory devices. This is an issue when the system resets or the communication link is disrupted during remote reprogramming routines.

The system should check the Flash device for valid data upon initialization.

The Data Valid flag is a data word that is the final word programmed into the Flash array. This word is programmed after verification that valid data has been successfully reprogrammed into the Flash memory array. The Data Valid word will not be programmed if the memory array data is invalid or the communication link was disrupted during a reprogramming sequence. During system initialization the CPU will look for the Data Valid word. If it is not programmed, the system will recognize that the Flash memory is not programmed with accurate data. The Flash memory must be accurately programmed before the system initialization routine can be completed.

Data Protection

Because AMD's Flash memories are designed to be reprogrammed in-system AMD has incorporated a number of data protection methods against inadvertent erase or program.

Software

AMD's Flash Memories require a two-cycle Write command to initiate either the erase or program operations. Refer to the Set-up Erase/Erase or Set-up Program/ Program commands. These commands drive an internal state machine that controls the device operation. The state machine is designed to expect the first Write cycle command to be a set-up command. Set-up commands will not alter the memory data. Successful execution of the appropriate second Write cycle command will initiate the erase or program operations.

Control Inputs

AMD's Flash memory devices require that $\overline{OE} = V_{IH}$ and $\overline{CE} = \overline{WE} = V_{IL}$ in order to load the register with a command. If any pin is not in the correct state a write cycle cannot be initiated.

POWER-UP SEQUENCE

V_{cc} Prior to V_{pp}

AMD's Flash devices always power-up in the Read only mode. In addition, memory contents may only be altered after successful completion of a two step command sequence.

V_{pp} Prior to V_{pp}

When V_{CC} = 0 V, the V_{PP} voltage is internally disabled from the device. Memory contents cannot be altered. When V_{PP} = 12.0 V, the Flash device will reset to the Read mode when V_{CC} rises avove 2.0 V.

Power supply sequencing is not required.

AUTO SELECT COMMAND

Flash memories can be programmed in-system or in a standard PROM programmer. The device may be soldered to the circuit board upon receipt of shipment and programmed in-system. Alternatively, the device may initially be programmed in a PROM programmer prior to soldering the device to the board.

Programming In-System

AMD's Flash memories are designed for use in applications where the local CPU alters memory contents. Accordingly, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising $A_{\rm g}$ to a high voltage. However, multiplexing high voltage onto the address lines is not a generally desired system design practice.

AMD's Flash memories contain an Auto select operation to supplement traditional PROM programming methodology. The operation is initiated by writing either 80H or 90H into the command register. Following this command, a Read cycle from address 0000H retrieves the manufacturer code of 01H. A Read cycle from address 0001H returns the appropriate device code. To terminate the operation, it is necessary to write another valid command into the register.

Data Change Sequence

Flash memories perform data change cycles differently than full-featured E²PROMs. Flash memories must always be completely programmed prior to erasure. This ensures against over-erasure, because all bytes are erased from the fully programmed state.

A data change sequence will include the following:


- Program the entire array to 00H data using the Flashrite™ Algorithm.
- Bulk-Erase the entire device using AMD's Flashrite™ Algorithm.
- Program the array with the appropriate data pattern using AMD's Flashrite[™] Algorithm.

As long as the user follows AMD's Flasherase™ and Flashrite™ Algorithms, the device will not over-erase.


PROGRAMMING MULTIPLE MEMORY ARRAYS

Many applications require multi-memory device arrays. AMD's Flash memories provide the standard \overline{OE} and \overline{CE} device control inputs. These two controls allow for specific selection of one memory device in an array and help prevent the potential for bus contention. Because all non-selected memories may be left in standby mode, the memory arrays' power dissipation is maintained at its lowest level.

PARALLEL DEVICE ERASURE—OVERVIEW



PARALLEL DEVICE ERASURE FLOW CHART




Note:

Although the Reset command (FFH) is recommended, the Read command (00H) will also mask any completely erased devices from further erase operations.

PARALLEL DEVICE ERASURE—SUBROUTINE

High Order Byte and Low Order Byte Device Program Verify and Mask Subroutine.



Activity

The Subroutine verifies each device independently and masks the completely erased device from further erasure.

Verify High Order Byte Device:

Addresses are latched (HOB) on Erase-verify command.

Internal margin verify voltages are tapped from external 12 V V_{pp} for proper byte verification.

Read HOB from previously latched Address. FMD = Flash Memory Data.

Compare Flash Memory Data to FFH. If verified, then compare next high order byte address. If invalid, then Jump to low order byte device.

If all addresses of the high order byte device are verified, mask the Erase and Verify commands with the Reset command, (FFH). Low order byte (LB) device commands are not altered. Please see note below.

Verify Low Order Byte:

Addresses are latched (LOB) on verify command.

Internal margin verify voltages are tapped from external 12 V V_{PP} for proper byte verification.

Read LOB from previously latched address. FMD = Flash Memory Data.

Compare Flash Memory Data to FFH. If verified, then compare next low order byte address. If invalid, return to main parallel erase flow for next erase pulse.

If all addresses of the low order byte device are verified, mask the erase and verify command with the Reset command (FFH). High order byte (HB) device commands are not altered. Please see note below.

Note:

Although the Reset command (FFH) is recommended, the Read command (00H) will also mask any completely erased devices from further erase operations.


The $\overline{\text{CE}}$ control pins should be driven by the outputs of an address decoder. The system's memory Read and Write signal should control the $\overline{\text{OE}}$ and $\overline{\text{WE}}$ controls of the memory array respectively.

Parallel Device Erasure


A bank of Flash memories may be erased in parallel. This reduces total erase time when compared to erasing each device individually. Each Flash memory may erase at different rates. Therefore each device must be

verified separately after every erase pulse. Once a device has successfully completed erasure do not issue the erase command again to that device. Issue the Reset command FFH to the erased device. The Erase command sequence may be issued to each of the remaining devices that have not erased yet. In addition to the address verify register required for each device you will need an erase complete flag for each device.

PARALLEL DEVICE PROGRAMMING - OVERVIEW



PARALLEL DEVICE PROGRAMMING FLOW CHART



Activity

Allow V_{pp} to stabilize.

PLSCNT = Pulse Counter.

ADDRS = Word Address to program. PDW = Data Word to program.

Initialize Programming Variables: PGM = Program Command VFY = Program-verify Command VDAT = Valid Data

xxxx = Address do not care.
Write Program Set-up command.

Appropriate address and data for programming.

Duration of programming pulse.

Program-verify command terminates the programming pulse.

Internal margin verify voltages are tapped from external 12 V V_{pp} for proper byte verification.

Read from previously latched address. FMD = Flash Memory Data.

See Parallel Device Programming subroutine. Each device is independently verified. The Program command is masked by the Reset command (FFH) for all devices that are completely Programmed. Please see note below.

Compare Flash Memory Data to valid word data. If verified, reset PLSCNT and get next address and data word for programming. If invalid, increment pulse counter. If not last pulse, compare high order byte device and low order byte device for valid byte data.

Reset devices for read operation.

 $V_{\rm pp}$ L deactivates command register. Device is in Read Only Mode.

Note:

Although the Reset command (FFH) is recommended, the Read command (00H) will also mask any device from programming operations.

Example: Parallel Erasure and Programming for Two Devices

Parallel Erasure

The erase sequence will be followed as usual. The CPU will issue word commands. The erase word command is 2020H. Each device is independently verified and the address of the last verified byte per device is stored in separate registers. When one of the erase flags is active, indicating that a particular device has successfully completed erasure the CPU will change the command for that device from Erase to Reset. This effectively masks the erased device from further erasure.

Should the high order byte device verify first, the next erase command will be FF20H. The low order byte device erases on each subsequent erase command until verified. The high order byte device remains in Reset/Read mode. During verification, write the erase verify command of FFA0H. This will enable the low order byte device for verify operations and maintains the erased high order byte device in the Reset/Read mode.


Parallel Programming

The program sequence will be followed as usual. The CPU will issue word commands. The program word command is 4040H. Each device is independently verified. When one of the program flags is active, indicating that a particular device has successfully completed programming, the CPU will change the command for that device from Program to Reset. The CPU will also change the Program Data to the null data set (FFH). This effectively masks the programmed device from further programming.

Should the high order byte device verify first, the next program command will be FF40H. The low order byte device programs on each subsequent program command until verified. The high order byte device remains in Reset/Read mode. During verification, write the program verify command of FFC0H. This will enable the low order byte device for verify operations and maintains the programmed high order byte device in Reset/Read mode.

PARALLEL DEVICE PROGRAMMING - SUBROUTINE

High Order Byte and Low Order Byte Device Erase-verify and Mask Routine



This Subroutine verifies the high order and low order bytes independently. If either byte verifies, all commands are masked from that device.

The program command and program data are changed to a Reset command (FFH) and null data (FFH) respectively. Please see note below.

The Program-verify command is changed to a Read command (00H).

Notes:

- · During programming operations, FFH data is a null condition. Only "0"s can be programmed into Flash memory cells.
- If the high order byte verifies, then that byte is masked from further Program/Program-verify operations. The low order byte (LB)
 commands are not changed.
- If the low order byte verifies, then that byte is masked from further Program/Program-verify operations. The high order byte (HB) commands are not changed.
- Although the Reset command (FFH) is recommended, the Read Command (00H) will also mask any device from program/ program-verify operations.



Generation and Control of V_{PP} Programming Voltage for Flash Memories

INTRODUCTION

Constant VPP voltage of 12.0 V ± 0.6 V is required for erase and programming operations. Parallel device reprogramming (either 16-bit or 32-bit data words) requires 30 mA of current for each device in the Flash memory array.

VPP voltage may be generated in a number of ways. Each of these options will be discussed during the text.

- 1. Hardwire VPP Voltage to the Flash Device.
- 2. Umbilical Cord Type Programming.
- 3. Use DC/DC Convertor to pump 5 V to VPP Voltage.
- 4. Pump 5 V to VPP Voltage with Analog Circuitry.

It is important to maintain the specified VPP voltages when programming the Flash memory device. All internal device voltages are generated from the VPP reference. Inappropriate VPP voltage may impair device performance. Internal voltages do not exceed that of external VPP.

Unlike other approaches to Flash memories, AMD's devices actually verify margin for each byte during erase and programming operations. This is accomplished during the Erase-verify and Program-verify operations respectively. During these operations, the appropriate margin-verify voltages are internally tapped off of the VPP voltage via the command register and internal VPP circuitry. This allows for Erase/Erase-verify and Program/Program-verify operations to be performed with static Vcc (5 V) and VPP (12 V) voltages.

Before proceeding, a few comments regarding basic design philosophy should be mentioned. Please make note of these comments for any of the VPP generation methods implemented.

VPP Trace and Circuitry

Be aware that AC current is a component of DC power switching characteristics. Design the printed circuit board traces handling this current to accommodate high frequency.

Printed Circuit Board Trace Layout

Use a single ground plane to eliminate potential loops. Keep all inductive impedances at a minimum on all high current traces.

VPP Regulator Circuitry Layout

Locate the VPP generation circuitry as close to the Flash memory array as possible. In addition, minimize lead lengths of the network. To help prevent noise from being

picked up in feedback loops, locate all resistors and capacitors as close to the VPP network as possible. In order to prevent input ground loops, use separate returns for input and output capacitors.

Device Decoupling

Switching $\overline{\text{CE}}$ inputs for memory selection causes transient current peaks at the Flash device. The Flash memory devices should be decoupled with the appropriate capacitance from these transients.

- Connect 0.1µF ceramic capacitor between V_{CC} and Vss and one between V_{PP} and Vss. The capacitors should be placed as close to each device as possible.
- In addition, connect 4.7µF electrolytic capacitor between Vcc and Vss on the memory array's power supply. Do this for each set of eight memory devices. this bulk capacitor will maintain even voltage to the memory array.

1. HARDWIRE VPP VOLTAGE TO THE FLASH DEVICE

Typically this approach is used in the most cost sensitive applications. Regulated 12.0 V supplies are commonly available in many systems.

When $V_{CC} = 0$ V, the VPP voltage is internally disabled from the device. Memory contents cannot be altered. The Flash device automatically resets to the read mode when V_{CC} rises above 2 V. This occurs even when $V_{PP} = 12$ V.

Power supply sequencing is not required.

The device will only respond to the correct sequence of commands in order to change the state of the Flash memory from Read mode to any other mode. In addition, the three control pins must be in their correct state $(\overline{CE} = \text{Low}, \overline{OE} = \text{High and } \overline{WE} = \text{Low})$ in order to accept a command from the data bus.


A number of additional procedures are available to further prevent inadvertent writes should system glitches occur during system/device power transitions.

- Hold any control pin (CE, OE, or WE) in a non-write condition. This disables the device from executing any write operation (see example on the next page).
- Any "illegal" command (an illegal command is one that is not defined in the AMD Flash data sheet under the section – Command Definitions) written to the Flash device will automatically terminate any operation and reset the device to the Read Mode.

Publication #	Rev.	Amendment	Issue Date
10934	В	/0	3/91

Example:

Holding WE in a non-write condition during power transitions.



In systems where the VPP pin is to be connected directly to the +12 V supply, WE should be held in a non-write state during power supply transitions. This will prevent against inadvertent write conditions.

During power supply transitions, VPP voltage is internally disabled from the Flash device until Vcc rises above 2 V. In addition, the Flash device automatically resets to the read mode as Vcc rises above 2 V. When write enable is at ViH the command register is internally disabled from the internal state machine of the Flash device. When the command register is disabled, data commands can not be transferred to the state machine. Therefore the state of the Flash device will not be altered from the read mode. Access to the command register will be prevented until the WE line is driven to a logic level low by the system write control.


Note: VIH Min. = 2.0 V

2. UMBILICAL CORD PROGRAMMING

Many applications perform system updates using the umbilical cord or edge connector programming method. The external programming equipment supplies the 12.0 V \pm 0.6 V Vpp voltage. When the umbilical cord is disconnected, be aware that electrostatic discharge may build up on the floating Vpp pin. To prevent against this problem, tie the Vpp pin to ground via a large (10K Ω) pull-up resistor and a capacitor (see Figure 1).

3. V_{CC} (5.0 V) to V_{PP} (12.0 V) DC/DC Convertor

A monolithic DC/DC convertor from Valor Electronics, the PM9006, is appropriate for the digital world to supply the 12.0 V \pm 0.6 V VPP voltage. The VPP voltage is generated on chip using the standard system Vcc (5.0 V) voltage. Standard TTL commands are used to disable the 12.0 V output supply when programming or erasing operations are not intended. The enable (E) function provides absolute write protection to guarantee against inadvertent program or erasure. Flash memory contents cannot be altered without the active 12.0 V VPP supply. The enable pin also saves system power when DC/DC convertor is not required. The PM9006 has a minimum efficiency of 50% at full load. The PM9006 comes in a 24-pin package.



The Valor PM9006 provides a controlled 12.0 V output that is regulated within the $\pm 5\%$ (± 0.6 V) Vpp specification. The standard system Vcc (5.0 V) supply is converted to the Vpp (12.0 V) supply by the DC/DC convertor. The voltage transitions are smooth and protect against destructive positive or negative overshoot.


The PM9006 can supply 165 mA of current at the regulated 12.0 V ± 0.6 V output. The 5.0 V ± 0.5 V DC input supply of the DC/DC convertor uses a maximum of 840 mA of input current. The Am28F010 specifies a maximum VPP current of 30 mA for either the erase or program operations. Actual current required for these operations is substantially lower than this. Given the maximum VPP current of 30 mA for each device, four(4) Am28F010 may be programmed and erased in parallel with one PM9006 device. The PM9006 VPP supply current = 165 mA -4 x 30 mA of VPP current required for the Flash memory array = 45 mA of additional current available from the DC/DC convertor.

Parallel programming and erasure allows for the most efficient method to reprogram x16 or x32-bit data words. Refer to the previous application note for parallel program and erasue flow charts.

Board Level Resets

System designs should not allow the Flash device to perform any programming or erase operations when the CPU does not have control of the Flash device. Some designs incorporate board level reset circuitry that suspends operation of the local CPU if the Vcc level falls below a predetermined value (such as 4.6 V). If this is the case, the reset circuitry should also disable the VPP power supply whenever the CPU is held in reset.

If the local CPU is forced into reset mode while it is programming or erasing the Flash device, the system reset circuit should also terminate that operation. To accomplish this, the PM9006's enable pin should be driven high whenever the reset circuitry is active. Drive the chip enable pin of the PM9006 with the logical OR of the reset circuit's output signal and the chip enable control line to the PM9006. This will disable the VPP supply and hence terminate any programming or erase operation. The Flash device automatically resets to the read mode when VPP is disabled.




Note:

The circuit of Figure 2 will not spuriously overshoot during power-up or power-down. This prevents destruction of the device due to voltages that exceed specification. Vpp outputs are predictable and controllable during power supply transitions as a result of the referenced circuit designs. The compensation of the LT1072 causes a very overdamped pulse response. In addition, the control loops of the circuit are functioning even at low supply voltages. Thus the control loop is active before the memory circuits settle and prevents uncontrolled Vpp pulse outputs.

Figure 2. Basic Flash Memory VPP Programming Voltage Supply

Please reference the PM9006 data sheet for complete details of device operation. One method of implementing the PM9006 DC/DC convertor is illustrated below.



Pins 3 through 9 and 16 through 23 are not internally connected to the device and do not need to be driven.

Generate and Control 12.0 V

4. PUMP 5 V TO VPP VOLTAGE WITH ANALOG CIRCUITRY

Flash memories require a VPP voltage of 12.0 V ± 0.6 V. It is important to note that VPP voltage must be maintained within the device specification for reliable operation. VPP voltages that exceed 14 V for 20 ns or longer are likely to destroy the device. Thus, we need to carefully control the high voltage programming circuitry. It should be noted that proper design of the VPP circuitry eliminates the issues of device destruction due to application of voltages outside of the specified operating range. In addition, it is preferable to control the VPP voltage with a 5.0 V logic command.


The Starter Kit: V_{PP} Generation and Control

The basic circuit described in Figure 2 satisfies just about all VPP requirements for Flash memories. High voltage is produced by driving the VPP command low. The low VPP command (Trace A, Figure 3) activates the LT1072 switching regulator to drive L1. The resistor network of R1 and R2 provides the DC feedback. C1, R3

and C2 control the AC roll-off. Trace B illustrates the resulting VPP voltage that rises smoothly to the required level. The values specified for R1 and R2 determine the 12.0 V output. Leave the 5.6 V zener in the circuit in order to return the output to 0 V when the VPP command goes high. When a 4.5 V minimum output is desired the zener may be omitted. Circuit trimming requirements


are eliminated due to the tight internal references of the LT1072. Only precision resistors are required.

The table in Figure 4 gives additional information required to provide greater power output from the referenced circuit. The synchronous switch option of Figure 4 may replace the zener and eliminate its power dissipation.



Horizontal = 20ms/DIV

Figure 3. Waveforms for Basic Flash Programming Supply



Power Options for Basic VPP Generator

. Circle Option Circle							
Output Current	Соит	Regulator	Inductor	Zener			
400mA	200 μF	LT1071	PE-52645	1N5339A or Synchronous Switch Option			
800mA	400 μF	LT1070	PE-51516	1N5339A or Synchronous Switch Option			

Note:

Assume each Flash device requires 30mA Vpp current.

Figure 4. Synchronous Switch Option




Figure B1. An "Ideal' Flash Memory Vpp Output

Figure B2. Rings at Destructive Voltages After a PC Trace Run




Figure B3.

Figure B4.

Note:

Short Circuit Recovery for Poorly (Figured B3) and Properly (Figure B4) Designed Connections, Figure B3's Overshoot on Recovery Can Cause Memory Chip Failures

Transmission Line Effects of Printed Circuit Board Traces on Vpp Voltages

One might ask: "Why not use a simple low resistance FET to switch the output of the switching regulator when its level is correctly set?" This sounds good - too good.

In real life, the printed circuit board traces exhibit transmission line effects. Voltages seen at the memory device's pins are not the same as at the output of the regulator. Overshoots result at the junction of the printed circuit board trace and device pins. Thus voltages may exceed device specifications. This concern is compounded since the VPP supply voltages are unusually close to the device's absolute maximum limit of 14V.

Figure B1 illustrates an ideal VPP pulse seen at the output of a simple low loss transistor that is switching the power supply. No overshoot is observed and the VPP pulse settles quickly. The same output is measured (Figure B2) at the memory device pins after running the printed circuit board trace.

Because of mismatching, the PCB trace appears as an unterminated transmission line. Ringing can exceed 20V because of reflections at the junction of the PC trace and device pin. This condition is obviously detrimental to the device. The negative overshoot occurring on the falling edge of the VPP transition may cause equally destructive negative voltages at the device pins.

Properly controlled VPP rise time prevents this type of overshoot. The closed loop circuits discussed earlier eliminate overshoot through controlled edge timings. In addition, the referenced circuits protect the VPP generator against short circuit damage which also protects the memory device.

The VPP output recovery when the diode is removed is shown in Figure B3. Contrast this with Figure B4. Here the diode is in place and the VPP recovery is smooth. Similar considerations apply during power-up/down. During application or removal of power, the VPP generator must not produce spurious output pulses.

VPP outputs are predictable and controllable during transient power supply considerations as a result of the referenced circuit designs. The compensation of the LT1072 causes a very overdamped pulse response. In addition, the control loops of the circuit are functioning even at low supply voltages. Thus the control loop is active before the memory circuits settle and prevent uncontrolled VPP pulse outputs.

Note:

The above circuitry is designed for maximum system protection. Should you desire to modify any circuity, it is advisable to contact Jim Williams of Linear Technology.

This Document was adapted from Linear Technology's Application Note 31 "Linear Circuits for Digital Sytems: Some Affable Analogs for Digital Devotees," written by Jim Williams, February, 1989.



Thin Small Outline Package


THIN SMALL OUTLINE PACKAGE (TSOP) DESCRIPTION

AMD presents the Thin Small Outline Package. The TSOP is the industry's leading edge plastic, surface mountable memory package today. System requirements for higher density and smaller form fit memory arrays are driving this package evolution. TSOP offers a form fit close to that of bare die yet provides the added benefit of being shipped from the factory completely tested, something not available with bare die. This increases system yield because there is no loss due to cleanroom assembly related defects and/or parametric failures. In addition to supporting Flash memory technology, AMD may also support EPROM (OTP/Express ROMTM) technology in TSOP.

Primary Characteristics

- JEDEC/EIAJ standard dimensions and 32-pin pinout
- Standard and reverse pinout options
- Maximum package thickness of 1.27mm

This is AMD's initial offering in state of the art small form fit packaging. The 32-pin package is available in the 8 mm x 20 mm x 1.27 mm package outline. As densities increase, package leadcount will also.



28F010 128K x 8 Flash Memory in 32 Lead TSOP

Packaging Evolution

The continuing trend toward smaller systems and/or higher density memory arrays

Computers:	Desktop	Notebook	Palmtop	
Disk drives:	3-1/2"	2-1/2"/Flash "Disk"	Flash "Disk"	
Instrumentation:	Benchtop	Portable	Handheld	

has led to a significant evolution in newer small form fit packaging. This trend is outlined below.

Package Type	Package Volume (cubic inchs)
PDIP (100 mil Pitch)	0.18
Slim DIP (100 mil Pitch)	0.09
ZIP (100 mil Pitch)	0.072
SOIC/SOJ (50 mil Pitch)	0.075
PLCC (50 mil Pitch)	0.045
TSOP (20 mil Pitch)	0.01

The TSOP is not only suited for standard printed circuit board and single in-line Memory Module (SIMM) applications, but is the package of choice in the exploding new growth area of solid state memory cards. These high volume applications will quickly prove the reliability of this new package.

TSOP packaging is well suited to high density, small form fit systems. This latest evolution offers significant packaging volume savings in comparison with the above alternatives. Increasingly, TSOP is being used in disk drive controller boards, notebook and palm top PCs, high density memory subsystems, and PCMCIA 68-pin standard memory cards. This is just the beginning.

An emerging market segment with explosive growth is the PCMCIA 68-pin memory card standard. The TSOP can be used to pack both sides of a memory board in order to increase the memory density available within a given space constraint. In addition, the TSOP packaged devices are tested to AMD's standard test flows. This allows AMD to quarantee the highest level of quality and long term reliability.

Minimal Space Requirements


In addition to the TSOP's low height profile, maximum board space saving is achieved with the dual-in-line and standard/reverse pinouts. Board layers can be reduced because traces are routed under the two sides of the package that do not have leads. This allows packages to be mounted side by side and end to end. Packages can be mounted end to end because AMD offers both standard and mirror image reverse pinout packages (see figures below). All pins except chip enable pins can be connected in parallel. This is accomplished by using standard and reverse pinout packages in an alternating sequence as shown below.

HANDLING AND SHIPPING

Shipping Trays


TSOP devices will be shipped in JEDEC Standard dimension trays. JEDEC trays all have the same outside dimensions for easy stacking for use in manufacturing and storage. Trays are designed to prevent TSOP leads from touching any part of the holding tub.

OPTIMAL BOARD LAYOUT WITH TSOP



O = Pin 1 indicator for standard bend pinout

TSOP Cross-Section



0.20 0.30 0.15 V 0.30 0.15 V 0.30 18.25 19.85 20.15 0.05 V 1.27 MAX

0.60

^{*} For reference only. All measurments measured in millimeters. BSC is an ANSI standard for Basic Space Centering. Package in development.

Section 5



SECTION 5 Content Addressable Memory (CAM)

Am99C10A	256 v 48 Content	Addressable Memory	 5-3
AIII990 IUA	200 X 40 CUHICHI	MUUI ESSADIE IVIETTIUI V	

Am99C10A

Advanced Micro Devices

256 x 48 Content Addressable Memory

DISTINCTIVE CHARACTERISTICS

- 256 word x 48-bit Content Addressable Memory (CAM)
 - Optimized for Address Decoding in Local Area Networks (LAN) and bridging applications
- Each CAM word has a 48-bit register and 48-bit maskable comparator
 - Maskable-bits and maskable-words
- 48-bit input word compared against all 256 words in the CAM in a single cycle
- Single and multiple match detection with fast on-chip priority address encoder
- Single cycle reset on all 256 words of the CAM Array

- 100 nsec and 70 nsec cycle time devices available
- Flexible operation and diagnostics capability through user programmable control logic
- **■** TTL-compatible inputs and outputs
- Available in a 28-pin 400 mil CERDIP, 300 mil plastic DIP and 32-pin PLCC
- Low power CMOS technology
 - 880 mW max. operating power
 - 55 mW max. standby

GENERAL DESCRIPTION

The Am99C10A is a high performance Content Addressable Memory (CAM) with a capacity of 256 words and a user-programmable word width of 16 bits or 48 bits. The Am99C10A is ideal for use in high speed Ethernet and FDDI local area network applications where it can function as an address filter and perform the network address look-up function. It can also find use in Database Machines, File Servers, Image Processing, Neural Networks and many other applications.


The Am99C10A CAM is composed of 256 words, each consisting of a 48-bit comparator and a 48-bit register. A block diagram of the Am99C10A is shown below. When data (the comparand) is presented to the CAM array, a simultaneous compare operation is performed between the comparand and all data (256 words) in the CAM in a single cycle. When the comparand and a word in the CAM are matched, the on-chip priority encoder generates a match word address identifying the location

of the data in the CAM. If multiple matches occur, the encoder generates the lowest matched address. Any or all bits of the comparand value can be selectively masked. The masked bits do not participate in the compare decisions, allowing comparison on a portion of the data word.

The Am99C10A is user programmable. The user can read and write to any location in the CAM Array and to all of the Am99C10A internal registers. Each word in the CAM array can be loaded with data or set to the empty state so that it does not participate in match operations. All words in the CAM Array can be set to empty in a single cycle.

The Am99C10A is manufactured with state-of-the-art CMOS processing technology. It is assembled in a 28-pin, 400 mil CERDIP, a 300 mil plastic DIP, a 32-pin PLCC package, and requires a single 5-V power supply.


Publication# 06125 Rev. F Amendment/0 Issue Date: Merch 1991




Am99C10A Block Diagram




PLCC





Vcc = Power Supply Vss = Ground


LOGIC SYMBOL



ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
 c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations										
AM99C10A	RC, RCB, DC, DCB, JC, JCB									

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.



PIN DESCRIPTION

D/C

Data/Command mode selection, Input, TTL

A LOW on this input selects the command mode. A HIGH on this input selects the data mode.

$\overline{\mathbf{w}}$

Write enable, Input, TTL

This pin controls the writing of the internal registers and the CAM Array. New data may be written into a register or memory by forcing the appropriate state of D/ \overline{C} and \overline{E} , and by switching \overline{W} LOW and back HIGH.

$\overline{\mathsf{G}}$

Output Enable, Input, TTL

This pin controls reading of the internal registers. A LOW on both the \overline{E} and \overline{G} inputs gates the selected register onto the data bus and turns on the output drivers.

Ē

Chip Enable, Input, TTL

A LOW on this input enables the chip operations as specified by the state of D/ \overline{C} , \overline{W} , \overline{G} inputs and the Command Register. A HIGH on this pin powers down the chip. This signal must be low during all operations including match.

D₁₅₋₀

Data Bus, 16-bit, Bidirectional, Three-state

D0 is the least significant bit position and D₁₅ is the most significant bit position. A HIGH on the Data Bus speci-

fies logic 1 and a LOW specifies logic 0. The Data Bus is not driven by the device when \overline{W} is LOW, when \overline{G} is HIGH or when chip enable \overline{E} is HIGH.

FULL

Address Full, Output, TTL

A LOW on this output indicates that all the words in the 256 address locations in CAM Array are full. A HIGH on this output indicates that one or more words in the CAM Array are still available or that the FULL output is disabled. The FULL output is in the HIGH state when E is HIGH and is valid otherwise.

MTCH

Match, Output, TTL

A LOW on this output indicates that the masked data of the Comparand Register and one or more words in the CAM Array are matched. A HIGH on this output indicates that a mismatch has taken place or that the match output is disabled. The match output is in the HIGH state when \overline{E} is HIGH and is valid otherwise.

Vcc

Power Supply Pin, Input, +5 Volts

Vss

Ground Supply Pin, Input, 0 Volts

5-7

FUNCTIONAL DESCRIPTION

The CAM ARRAY is a bank of 256 CAM words, each a combination of a 48 bit wide logic comparator and a 48 bit register, as shown in Figure 1. The CAM Array compares a 48 bit input data word against all of its 256 words simultaneously for logic equality in one cycle. If any of the CAM Array 256 words find an exact match with the incoming bit pattern, the CAM Array raises a Match flag and outputs the 8 bit address of the matching word.

When a Match cycle is initiated, every CAM word compares each bit in its register against the appropriate bit of the incoming 48 bit pattern. Additionally, a logic "1" (HIGH level) set in any Mask Register bit will disable that bit position in the CAM Array. A match is declared if all enabled CAM cells find an exact comparison with the input data. The CAM Array word that finds a match activates an internal signal called the Match Line (ML). There are 256 match lines: ML0 to ML255.




Figure 1. CAM Word Block Diagram




Figure 2. CAM Bit Block Diagram

Each CAM word consists of 48 CAM data bits. Each CAM data bit consists of a register bit latch, an exclusive-NOR comparator, an OR gate for masking, and a transistor for performing a 48-bit wire-AND across the 48 data bits, as shown in Figure 2. The logic comparator exclusive-Nors the contents of the register bit with the

corresponding bit of the Comparand Register. A match between the two bits result in a HIGH level at the output of the exclusive-Nor gate (XNOR1). The output of XNOR1 is further gated (Nor function) with a bit of the Mask Register. A HIGH level on either one of the inputs to NOR1 forces its output LOW, indicating a match. The

ML signal will stay HIGH (indicating a match for that CAM word) if all 48 CAM cells of this word have their T1 transistors shut off by their NOR1 gates. If any one of the 48 NOR1outputs is HIGH, the ML line will be forced LOW, indicating a mismatch.

The Priority Encoder identifies the address of the CAM word that found a match. All 256 comparators of the CAM Array receive the same bit pattern for matching at the same time, and more than one of them can find a match with the masked data. All 256 ML lines are presented to the Priority Encoder block that decides which comparator of the ones that activate their MLs has the lowest address. If at least one ML is active the Priority Encoder will activate the MTCH line and at the same time will set the MTC bit in the Status Register. The Priority Encoder will transfer the 8 bit address of the lowest matching CAM Array word to the Status Register.

Each of the 256 words of the CAM Array has two additional bits of memory associated with it – A Skip bit and an Empty bit. These are shown in the CAM Word Block Diagram. The actual size of the CAM is therefore 256 X 50 (48+2). Both the Skip and the Empty bits can disable a match for their word. The Skip bit can be used in situations where there are multiple matches – it gives the user the ability to detect additional words that were matched other than the one with the lowest address. The Empty bit indicates available or empty addresses in the CAM into which data can be written.

The Empty bit is also used by the Priority Encoder. The Priority Encoder identifies the lowest address of an Empty CAM Array word if no match occurred in any of the 256 words. If a match operation did not result in a positive match (the MTCH signal is HIGH) and if the CAM Array is not full (the FULL signal is HIGH) the Priority Encoder will generate the lowest empty address. The 8 bit empty address is accessed by reading the Status Register.

Initializing the CAM

When powering up the CAM, the data and status bits may come up at any state. Opcode 0 is used to globally set the Empty bits of the CAM to "1" and reset the Skip bits to "0". Opcode 0 may be used to empty the CAM during system operation. When command write of Opcode 0 follows a second data write of the 48-bit data write sequence, Opcode 0 must be preceded by Opcode F command write (Set Segment Counter) to ensure proper initialization.

CAM Registers - Reading and Writing

The Am99C10A has 5 programmable registers involved in data transfers. The Command and Status registers are 16 bits wide, and the Comparand, Mask and CAM registers are 48 bits wide. Figure 3. is a model of the Am99C10A registers and their interaction with each other and the CAM Array. Table 1 lists the registers and their respective data sources and destinations.




Figure 3. CAM Register Transfer Model

Table 1. Am99C10A Registers

Register	Туре	Size	Direction	Data Source	Destination
Command	Cmd	16	Input	D-Bus	_
Status	Cmd	16	Output	-	D-Bus
Comparand	Data	48	In/Out	D-Bus, CAM Array Mask Register	D-Bus, CAM Array Mask Register
Mask	Data	48	Output	Comparand Register	D-Bus, Comparand Register
CAM	Data	48	Output	CAM Array	D-Bus, Comparand Register

Data Bus Transfers

All data is transferred to and from the CAM over the 16-bit bidirectional Data Bus. Data transfer is controlled by a combination of 4 control signals (\overline{E} , D/\overline{C} , \overline{W} , and \overline{G}), as described in the Pin Description section.

Data is written into the Am99C10A by placing the data on the Data Bus and activating \overline{W} and \overline{E} . When D/ \overline{C} is low (Command Write cycle), the input data is loaded into the Command Register. When D/ \overline{C} is high (Data Write cycle), the input data is loaded into the Comparand Register.

Data is read from the Am99C10A (output drivers enabled) when \overline{G} and \overline{E} are low and W is high. When D/ \overline{C} is low (Status Read cycle) the Status register is gated onto the Data Bus. When D/ \overline{C} is high (Data Read cycle) one of the data registers is gated onto the Data Bus. This register is selected by the contents of the Command register. Prior to reading, a command is loaded into the Command Register to select which of the internal registers is to be read.

Data can be read from any register by loading the appropriate command into the Command register; however, data can be written only to the Comparand register. Data to be written to the Mask register or to the CAM array must first be written into the Comparand register and transferred to the Mask register or CAM array word by writing the appropriate transfer command to the Command register.

48-bit Data Transfers

Data is transferred to and from the Am99C10A in 16-bit words. Data for the 16-bit Command and Status registers are transferred in one read or write cycle. Data for the 48-bit Comparand, Mask and CAM registers are transferred to and from the chip in three cycles. Data transfer to and from each 48-bit register is done by dividing each register into three 16-bit segments. A two-bit counter, the Segment Counter is used to select which segment of a 48-bit register is to be loaded or read.

The Segment Counter is a two-bit binary counter that counts from 0 to 2 (modulo-three). It can be preset by writing a command code of "B", "C", "D", or "F" to the

Command register. In all four commands bits 10 and 11 (S0, S1) define the binary value (0,1 or 2) to be preset into the counter. Note that a value of 3 (S1,S0 = 11) in these bits will result in a value of 0 in the counter. The counter is also reset to 0 by the Initialize command, Opcode "0".

The Segment Counter is incremented after each data read or write cycle if the CAM is in the 48-bit mode. This allows a 48-bit register to be loaded or read in three successive cycles. The counter is clocked by the LOW-to-HIGH transition of $\overline{\mathbf{W}}$ in case of a Data Write cycle and by the LOW-to-HIGH transition of $\overline{\mathbf{G}}$ in case of a Data Read cycle.

When the Am99C10A is set to 48-bit mode, the user will normally execute 3 Data Write cycles or 3 Data Read cycles in sequence to transfer a 48 bit data word. At the end of such sequence the state of the Segment Counter is equal to its initial state before the data transfer began. This allows continuous 48-bit transfers without having to preset the Segment Counter between words. This is useful in the CAM's normal operating mode of checking a stream of 48-bit words for a match.

Note that reading a 16-bit State word requires only one cycle. If the CAM is in the 48-bit mode, this data read operation will increment the Segment Counter. Any subsequent cycles that use the Segment Counter have to take this into account.

16-bit Mode Data Transfers

In 16 bit mode the Segment Counter is not incremented and it points to one of the three segments of the Comparand, Mask and CAM Registers. Writing and reading the selected segment of those registers is achieved in one cycle. However, internal transfers between the registers and the CAM Array as well as the Match operation are done on all 48 bits.

CAM Array-Reading and Writing

To write a word into the CAM Array, the data is first loaded into the Comparand register and then transferred from the Comparand register to the register in the selected CAM word by executing a transfer command.



The transfer command is executed by writing a command word (command code = 6 or E) into the Command register. The transfer command contains the address of the CAM word to be written.

To read a word from the CAM Array, data is transferred from the CAM array to either the Comparand or CAM registers by writing the appropriate command (command code = 7 or D, respectively) into the Command register. The transfer command contains the address of the CAM word to be read. The CAM Array word is then read from the register selected by the command.

Writing into the Skip or Empty bit in a CAM word is done directly by writing the appropriate command code (command code = 9 or A, respectively) into the Command register. The command word contains the value of the Skip or Empty bit to be written and the address of the CAM word containing the bit.

The same command codes (9 or A) which are used to set a specific Skip or Empty bit can also be used to set all Skip or Empty bits in the CAM array. If bit 11of these command words is a one, the address portion of the command is ignored and the value of the Skip or Empty bit is written into all words of the CAM array. This is useful in clearing all Skip and Empty bits.

The Skip and Empty bits of a CAM word are also cleared to zero when data is written into the CAM using command code E. This allows writing a new word of data into an empty CAM word without requiring an extra cycle to clear the Skip and Empty bits.

The Skip and Empty bits of all CAM words can be preset to the empty state by writing an Initialize command (command code = 0) to the Command register. Initialize clears all Skip bits to zero and sets all Empty bits to one, corresponding to an empty CAM condition.

To read the Skip and Empty bits of a word from the CAM Array, the State Memory is selected as the source of data driving the Data Bus by writing the appropriate command (command code = 5) into the Command register. That command contains the address of the CAM word whose state is to be read. The State word (i.e., the Skip and Empty bits of the CAM Array word) are then read directly. Reading the State word requires only one Data Read cycle.

Match Operations

Comparison of data in the Comparand against the 256 words of data in the CAM array is called a match operation. The result of a match operation is a match address which appears in the Status register and the activation of the $\overline{\text{MTCH}}$ and $\overline{\text{FULL}}$ flags.

A match operation can be initiated by writing a command into the Command register or by writing data into the Comparand register. A match operation begins after a single data write to the Comparand Register in 16-bit

mode or after three data write cycles to the Comparand Register in 48-bit mode. Note that the \overline{E} line must be kept low for the match time, twwpe or twwpe48 after write start to allow the match to occur.

If a match occurs, the MTC bit is set in the Status register and the MTCH pin is activated if it has been enabled. The address of the word that matched appears in the lower 8 bits of the Status register. If more than one match occurs, the MUL bit is set in the status register, indicating a multiple match. In this case, the match address is that of the match word with the lowest numerical address. If no match occurs, the MTC bit and MTCH flag are not set, and the address is that of the first empty word, i.e. the empty word with the lowest address.

Both $\overline{\text{MTCH}}$ flag and $\overline{\text{MTC}}$ bit change their state upon 16-bit and 48-bit data write cycles, and upon command write cycle for commands 9 and A. Commands 3, 4, 6, 7 and E change the state of the $\overline{\text{MTC}}$ bit only but do not affect the physical $\overline{\text{MTCH}}$ flag.

The match flag access time is measured from a high-to-low transition of \overline{W} to the transition of \overline{MTCH} flag. The state of the \overline{MTCH} flag changes after the high-to-low transition of the \overline{W} line on the third data write in the 48-bit mode, on each high-to-low transition of \overline{W} in 16-bit mode, and after each high-to-low transition of \overline{W} for command writes which initiate a match. (See Table 2.)

Match and Full Flags

The Am99C10A has two output signals that indicate its status - Full, FULL and Match, MTCH.

The Full signal, FULL, indicates whether the CAM Array is full or not. A low level on FULL indicates that all 256 words of the CAM Array are full. A HIGH on this output indicates that one or more words in the CAM Array are still available or that the FULL output is disabled. The FULL output can be disabled (= HIGH) under program control or when the chip is disabled (Chip Enable E is high).

The Match signal, MTCH, indicates whether a match has been detected, i.e. that the masked data of the Comparand Register and one or more words in the CAM Array are matched. A HIGH on this output indicates that a mismatch has taken place or that the match output is disabled. The MTCH output can be disabled (= HIGH) under program control or when the chip is disabled (Chip Enable E is high).

Status Register Format

The Status register shows the results of match operations and the contents of the Segment Counter. The State Register is read onto the Data Bus by executing a Status Read cycle. Since it takes time to encode a match address (twwpe), the Status Read cannot immediate.

ately follow a Command Write cycle or a Data Write cycle if a valid match address is sought. A time delay of (twmpe) after the last command or data write before reading the Status register will guarantee proper address encoding. A Status Read operation does not affect the state of the flags or other register contents.

The Status Register has 3 fields - the Address field (A_0 - A_7), the Segment Counter State (S_0 - S_1) and the Flags field (\overline{MTC} , \overline{MUL} and \overline{FUL}), as shown in Figure 4.

MTC

A LOW on MTC (D₁₅) indicates that at least one word in the CAM Array and the masked data of the Comparand Register are matched. A HIGH indicates that no word in the CAM Array found a match. The MTC bit is the same as the match output signal MTCH during data writes and commands 9 and A.

MUL

A LOW on MUL (D14) indicates that two or more words in the CAM Array match the masked data of the Comparand Register. It is activated during a Match operation and latched by an internal clock at the end of the Match cycle.

FUL

A LOW on FUL (D13) indicates that the CAM Array is full. The FUL flag is the same as the full output signal FULL except the FUL flag cannot be disabled. It is activated during a Match operation and latched by an internal clock at the end of the Match cycle.

S1. S0

The Segment Counter bits (S0 - S1) are driven by the two flip-flops that comprise the Segment Counter. These two bits (D_{10} and D_{11}) reflect the current state of the Segment Counter.

15	14	13	12	11	10	9	8	7	0
MTC	MUL	FUL	0	S1	S0	0	0	Addre	ess

08125-017A

Figure 4. Status Word Bit Assignment

A7-A0

Lowest address of the matched word in the CAM when data in the Comparand Register and the data in the CAM are matched ($\overline{MTCH} = L$, $\overline{MTC} = L$ and $\overline{FULL} =$ don't care). Lowest address of empty 48-bit word in the CAM when data is mismatched and the CAM is not full ($\overline{FULL} = H$). Address is undefined when data is mismatched and CAM is full. After initialize, $A_7 - A_0$ holds the value FF (Hex). Once a data read or write or a command write is executed, $A_7 - A_0$ holds the address of the first match or the first empty location.

Command Register Format

The Am99C10A can execute a variety of commands. Each command is executed by writing the appropriate command word to the Command register. All commands are executed during the write pulse applied to the the write clock, \overline{W} . The format of the Command Register is shown in Figure 5, and a summary of the commands is shown in Table 2.

15	12	11	10	9	8	7		0
F3-F0		S1	S0	Х	Х		A7 – A0	

F3-F0: A 4 bit Instruction Code which defines one of sixteen commands.

08125-018A

S0 - S1: Modifier bits for the various commands.

Ao - Ar An Address field which selects one of the 256 CAM Array data or State words.

Bits 8, 9: Not used.

Figure 5. Command Register Bit Assignment



Table 2. 99C10A Command Summary

Op Code	Opera	ation	S1	S0	A0-A7	Start Match
0	Initialize		х	х	Х	×
1	Flag Output control enab	le/disable	мтсн	FULL	Х	х
2	16/48 bit Mode Select		48-bit	Х	Х	Х
3	Comparand Reg> Ma	sk Reg	х	Х	Х	Start
4	Mask Reg> Compara	nd Reg.	х	Х	Х	Start
5	SIM> Data Bus		х	Х	CAM State	Х
6	Comparand Reg> CA	M Array	Х	Х	CAM Data	Start
7	CAM Array> Compara	nd Reg.	x	×	CAM Data	Start
8	Reserved		х	Х	Х	Х
9	Skip Control	Per Word All Words	0	Skip Skip	CAM State X	Start
Α	Empty control	Per Word All Words	0	Empty Empty	CAM State X	Start
В	Comparand Reg> Dat	a Bus	Segme	ent Counter	Х	Х
C	Mask Reg> Data Bus		Segme	ent Counter	Х	х
D	CAM Array> CAM Reg	> Data Bus	Segme	ent Counter	CAM Data	Х
E	Comparand Reg>CAN	// Array, clear S +E	Х	Х	CAM Data	Start
F	Set Segment Counter		Segme	ent Counter	Х	Х

Am99C10A COMMAND DESCRIPTIONS Op Code 0

Initialization

15	14	13	12	11	10_	9	8	7	6	5	4	3	2	1	0
0	0	0	0						Not	Used					

08125-019A

All Skip-bits are set to "0" (LOW level) meaning-don't skip, and all Empty-bits are set to "1" (HIGH level) meaning-empty. This is equivalent to resetting the CAM Array. The MTCH and FULL outputs are enabled. The

mode is set to 48-bit mode. The Mask Register and Segment Counter are reset to zero. Subsequent data writes and reads are to and from the Comparand Register.

Op Code 1

Flag Output Control

•	•														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
0	0	0	1	S1	S0	Not Used									

08125-020A

This command controls the enable and disable of the FULL and MTCH status output pins. The S0 and S1 fields of this command are latched into the control logic. Once loaded, they control the status output pins FULL and MTCH as follows: When S0 is 0, the FULL output is disabled and remains unconditionally HIGH. When S0

is 1, the $\overline{\text{FULL}}$ output is enabled and may be asserted when $\overline{\text{E}}$ is low. When S1 is 0, the $\overline{\text{MTCH}}$ output is disabled and remains unconditionally high. When S1 is 1, the $\overline{\text{MTCH}}$ output is enabled and may be asserted if $\overline{\text{E}}$ is low.

Op Code 2

Mode Select

15	14	13	12	11	10	9	8	7	6	5	4	3	2	_1_	0
0	0	1	0	S1						Not Us	ed				

08125-021A

This command sets the 99C10 into the 16-bit or 48-bit mode. The S1 bit in the command is loaded into the 16/48-bit mode control register. The 16-bit mode is enabled when S1 is 0, and the 48-bit mode is enabled

when S1 is 1. The Am99C10A will remain in the mode selected until another Command Write is executed with Op Code "0" or "2".

Op Code 3

Move Comparand Register to Mask Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1						Not U	sed					

08125-022A

The 48-bit contents of the Comparand Register is loaded into the Mask Register. The Segment Counter is

not affected. A Match cycle will begin automatically following this command.

Op Code 4

Move Mask Register to Comparand Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0						Not U	sed					

08125-023A

The 48-bit contents of the Mask Register is loaded into the Comparand Register. The Segment Counter is not changed. A Match cycle will begin automatically following this command.



Op Code 5

Enable Output from State Memory to Data Bus

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Not Used							A7 - A	\ o			

08125-024A

This command selects a State word in the CAM Array as the source of data to be read. The Skip-bit and Empty-bit appear on bits D_{14} and D_{15} of the Data Bus, all other bits

of the bus are driven LOW. The Segment Counter is not changed.

Op Code 6

Move Comparand Register to CAM Array

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
0	1	1	0		Not U	sed					A7 - A	4 0			

08125-025B

The 48-bit contents of the Comparand Register are written into the CAM Array data word. The 16/48 bit mode select setting does not affect this instruction. The Empty-bit and Skip-bit in the State Memory are not

changed. The CAM Array address is specified by the Command Register address field. The Segment Counter is not changed. A Match cycle will begin automatically following this command.

Op Code 7

Move CAM Array to Comparand Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_	0
ĺ	0	1	1	1		Not U	sed					A7 - /	4 0			

08125-0264

The 48-bit contents of the CAM Array data word specified by the address field are loaded into the Comparand Register. The Segment Counter is not changed. The

State Memory is not changed. The 16/48 bit mode select setting does not affect this instruction. A Match cycle will begin automatically following this command.

Op Code 8

Reserved

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0						Not I	Jsed					

08125-027A

Op Code 9

Skip-bit Control

15	14	13	12	11	10	9	88	7	6	5	4	3	2	1	0
1	0	0	1	0	S0	Not	Used				A7 -	Ao			

08125-028A

When bit 11 in the Command Register is LOW, S0 is loaded into the Skip-bit within the State word location specified by the Command Register address field. A

Match cycle will begin automatically following this command.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	1	S0					Not U	sed				

08125-029A

When bit 11 in the Command Register is HIGH, S0 is loaded into all skip-bit memory locations. The Segment

Counter is not changed. A Match cycle will begin automatically following this command.

Op Code A

Empty-bit Control

15	14	13	12	11	10	9	8	7	6	5	4	3	_2	1_	0
1	0	1	0	0	S0	Not	Used				A7 – A	0			

08125-030A

When bit 11 in the Command Register is LOW, S0 is loaded into the Empty-bit within the State word location specified by the Command Register address field. A

Match cycle will begin automatically following this command.

15	14	13	_ 12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	1	S0					Not Us	ed				

08125-031A

When bit 11 in the Command Register is HIGH, S0 is loaded into all Empty-bit memory locations. The Seg-

ment Counter is not changed. A Match cycle will begin automatically following this command

Op Code B

Enable Output from Comparand Register to Data Bus

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	S1	S0					Not Us					

08125-032A

This command selects the Comparand Register as the source of data to be read. The S0 and S1 data in the Command Register are clocked into the Segment Counter at the end of this Command Write cycle. When S0 and S1 are both 0 or both 1, the Segment Counter is

reset to zero. Subsequent Data Read operations result in data flowing from the Comparand Register segment specified by the Segment Counter to the Data Bus. In 48 bit mode each Data Read cycle will automatically increment the modulo-three Segment Counter.

Op Code C

Enable Output from Mask Register to Data Bus

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	S1	S0					Not Us					

08125-033A

This command selects the Mask Register as the source of data to be read. The S0 and S1 data in the Command Register are clocked into the Segment Counter at the end of this Command Write cycle. When S0 and S1 are both 0 or both 1, the Segment Counter is reset to zero.

Subsequent Data Read operations result in data flowing from the Mask Register segment specified by the Segment Counter to the Data Bus. In 48 bit mode each Data Read cycle will automatically increment the modulo-three Segment Counter.

Op Code D

Move CAM to CAM Register, Enable Output from CAM Register to Data Bus

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	S1	S0	No	Used				A7 - A0)			

08125-034A

This command selects the CAM Register as the source of data to be read. The S0 and S1 data in the Command Register are moved to the Segment Counter. When S0 and S1 are both 0 or both 1, the Segment Counter is reset to zero. The CAM Array word specified by the address field is transferred to the CAM Register. Subse-

quent Data Read operations result in data flowing from the CAM Register segment specified by the Segment Counter to the Data Bus. In 48 bit mode each Data Read cycle automatically increments the modulo-three Segment Counter.



Op Code E

Move Comparand Register to CAM (Set Empty-bit and Skip-bit LOW)

	15_	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0_
-	1	1	1	0		Not	Used					A7 -	Ao			

08125-035A

The 48-bit contents of the Comparand Register is written into the CAM Array data word specified by the address field. The 16/48 bit mode select setting does not affect this instruction. Both the Empty-bit and the Skipbit in the State Memory address specified by the Com-

mand Register address field are set cleared to zero (Not Empty and Don't Skip). The Segment Counter is not changed. A Match cycle will begin automatically following this command.

Op Code F

Set Segment Counter

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	S1	S0			N	ot Used						

08125-036B

This command clocks the data in S1, S0 into the Segment Counter. When S1, S0 are both 0 or both 1, the Segment Counter is reset to 0.

Typical Command Sequences

The following are examples of some common sequences of commands. Most command sequences assume segment counter set to zero.

words are reset to the empty state, and the device is set up in the 48-bit mode. Another command is needed if the16-bit mode is desired.

Power-up Initialization

After power-up, the CAM must be initialized. This is done by executing the Initialize command. All the CAM

For 48-bit mode:

Command Write 0000 = Initialize

(16/48 mode is set automatically to 48 bit mode)

For 16-bit mode:

Command Write 0000 = Initialize

(16/48 mode is set automatically to 48 bit mode)

Command Write 2000 = Mode Select

(S1=0, Set mode to 16 bit)

Loading CAM Array with Data

After initialization, the CAM must be loaded with data in order to be used. Since all locations are initialized to the empty state, the CAM can be loaded starting from address zero. This is done by loading the Comparand reg-

ister and writing a command with an op code of E, which will transfer the data to a specified CAM word and clear the Skip and Empty bits of that word.

Filling the CAM in the 48-bit mode is normally done using the following command sequence:

Set Seament Counter to zero

Data Write (D₁₅ -- D₀ --> Comparand Register (15-0))

Data Write (D₁₅ -- D₀ -->Comparand Register (31-16))

Data Write (D₁₅ -- D₀ -->Comparand Register (47-32))

Command Write E0XX = Comparand Register --> CAM Array + Clear S+E

(Repeat for every CAM Array word to be loaded.)

Filling the CAM in the 16-bit mode is done using the following command sequence:

Set Segment Counter to zero

Command Write BX00 = Comparand Register --- Data Bus (Load Segment Counter)

Data Write (D₁₅ -- D₀ -->Comparand Register) (segment selected by counter)

Command Write E0XX = Comparand Register --> CAM Array + Clear S+E (all 48 bits are written).

Repeat the last two steps for every CAM Array word to be loaded.

Repeat all three steps when a different 16 bit segment is to be loaded.

Load Mask Register

The mask register is loaded by writing the data into the Comparand Register and then writing a command to

transfer the data from the Comparand register to the Mask register.

Set Segment Counter to zero

Data Write (D₁₅ -- D₀ -->Comparand Register (15-0))

Data Write (D₁₅ -- D₀ -->Comparand Register (31-16))

Data Write (D₁₅ -- D₀ --> Comparand Register (47-32))

Command Write 3000 = Comparand Register --> Mask Register

48-Bit Compare for Match (48-bit Mode)

To perform a match operation on new data, the data to be tested is written into the Comparand register, time is allowed for the match operation to be performed, and then the match flag and match address are read from the Status register. Note that no special command is required to start the match: it begins after the last word is loaded into the Comparand register.

Set Segment Counter to zero

Data Write (D₁₅ -- D₀ -->Comparand Register (15-0))

Data Write (D₁₅ -- D₀ -->Comparand Register (31-16))

Data Write (D₁₅ -- D₀ -->Comparand Register (47-32))

Allow time for Match operation

Check MTCH output pin after twmaf48 or twma; Status Read,

check bits 13, 14 and 15 (MTC, MUL, FUL) after twmAF48 or twmPE.

Check for Multiple Matches

Typical match operations yield a single match. Some applications, however may yield multiple matches. In this case, the addresses of each match may be read by

successively reading the current lowest address, setting its Skip bit, and reading the next lowest address, etc., until no matches are left.

Status Read, bit 15 (\overline{MTC}) = 0, bit 14 (\overline{MUL}) = 0

Status bits 7-0 contain the address of the lowest word in the CAM that found a match.

Read and save the match address, use it to form the next command

Command Write 94XX = Skip Control - F(9), set bit 11(S1) = 0, set bit 10 (S0) = 1(Skip),

Set the Skip bit: Command bits 7-0 to the lowest matching word address.

Wait for the next Match operation to complete and the Status register to settle Status Read

Check $\overline{\text{MTC}}$ for match, save the address if $\overline{\text{MTC}} = 0$

Status bits 7-0 contain the address of the lowest word in the CAM that found a match.

Read and save the match address, use it to form the next command

Repeat the last three steps until there are no more matches



Finding and Loading an Empty Location

A CAM word may be empty since initialization or it can be declared empty by setting its Empty bit. Data is added to the CAM by finding an empty location and writing into it. This is done by loading the data to be written into the Comparand register and checking for a match. If

the data is not already stored in the CAM, the match operation will respond with the address of the lowest empty word. The address of the empty location may be used to write the new data into the CAM. If a match is found, a copy of the data already exists in the CAM.

Set Segment Counter to zero

Data Write (D₁₅ -- D₀ -->Comparand Register (15-0))

Data Write (D₁₅ -- D₀ -->Comparand Register (31-16))

Data Write (D₁₅ -- D₀ -->Comparand Register (47-32))

Allow time for Match operation and priority encode.

Status Read, check bits 15 (MTC) should be 1, and 13 (FUL) should be 1,

Bits 0-7 contain the address of the lowest empty word in the CAM.

Command Write E0XX = Comparand Register --> CAM Array + Flags,

Bits 0-7 should have the address of the empty word from the Status Read.

Reading Data

To read the contents of a word in the CAM Array

Command Write DOXX = CAM Array --> CAM Register --> Data Bus,

Bits 0-7 indicate the address of the word to be read.

Data Read - (CAM Register (15-0) --> D₁₅ - D₀)

Data Read - (CAM Register (31-16) --> D₁₅ - D₀)

Data Read - (CAM Register (47-32) --> D₁₅ - D₀)

Example of a Command Sequence

Table 3 shows the control signals, data bus contents and Segment Counter contents for a typical command sequence. The sequence consists of initialization, filling the CAM Array, and loading the Mask Register. A data

pattern is then loaded into the Comparand Register, a match is executed and the sequence terminates with the reading of the Status Register.

Table 3. Command Sequence Example

						Data Bus	Segm		
Cycle Type	Instruction	Ē	D/C	W	G	(Hex)	Before		Operation
Command Write	Initialize	L	L	С	Н	oxxx	XX	00	Set default conditions (repeat)
Data Write		L	Н	С	Н	3210	00	01	D ₁₅ -D ₀ > Comparand Reg (15-0)
Data Write		L	н	C	н	7654	01	10	D ₁₅ -D ₀ Comparand Reg (31-16)
Data Write		L	Н	С	Н	BA98	10	00	D ₁₅ -D ₀ > Comparand Reg (47-32)
Command Write	Comparand Reg> CAM	L	L	С	Н	E000	00	00	"BA9876543210" into CAM word 0
•	!					•		•	!
;	;					- :		- :	
•	1					1		٠	1
Data Write		L	Н	С	Н	1111	00	01	D ₁₅ -D ₀ > Comparand Reg (15-0)
Data Write		L	Н	С	Н	2222	01	10	D ₁₅ -D ₀ > Comparand Reg (31-16)
Data Write		L	Н	С	Н	4444	10	00	D ₁₅ -D ₀ Comparand Reg (47-32)
Command Write	Comparand Reg> CAM	L	L	С	н	EOFF	00	00	"444422221111" into CAM word 255
Data Write		L	Н	С	Н	00FF	00	01	D ₁₅ -D ₀ > Comparand Reg (15-0)
Data Write		L	Н	С	н	0000	01	10	D ₁₅ -D ₀ > Comparand Reg (31-16)
Data Write		L	Н	С	Н	FF00	10	00	D ₁₅ -D ₀ > Comparand Reg (47-32)
Command Write	Comparand Reg> Mask Reg.	L	L	С	Н	3000	00	00	"FF0000000FF" into Mask Register
Data Write		L	Н	С	Н	7654	00	01	D ₁₅ -D ₀ > Comparand Reg (15-0)
Data Write	_	L	Н	С	Н	BA98	01	10	D ₁₅ -D ₀ > Comparand Reg (31-16)
Data Write		L	Н	С	Н	FEDC	10	00	D ₁₅ -D ₀ > Comparand Reg (47-32)
Wait (Match)		L	Х	Н	Н	XXXX	(00	00	Compare "XXDCBA9876XX" against CAM
Wait (Encode)		L	Х	н	Н	XXXX	00	00	Encode match address Status reg
Status Read	_	L	L	Н	c	Status	00	00	Check Flags

L = LOW

CAM Applications

Content Addressable Memory (CAM) devices have many potential applications. The availability of high density CAM devices such as the Am99C10A will allow

many applications to be developed which were not practical in the past because of lack of CAM devices. Some of these application areas are:

Local Area Network (LAN) bridge address filtering Local Area Network (LAN) ring message insertion and removal

Data base machine support - Search and sort accelerators

Pattern recognition - String search engines, etc.

Image processing and machine vision - Pattern recognition, Image registration, etc.

Neural net simulation

Al language support - (LISP, etc.) garbage collection support, PROLOG accelerators, etc.

H = HIGH
C = LOW going pulse



Local Area Network Bridge Address Filtering

Bridges between high speed Local Area Networks (LAN) provide a good example of CAM use. A LAN bridge provides transparent communication between two networks. An example is a bridge between a

100MBit/second FDDI network and an Ethernet network. A block diagram of such a network system is shown in Figure 6, and a block diagram of the bridge is shown in Figure 7.




Figure 6. FDDI-Ethernet Network System

The function of the FDDI-Ethernet bridge is to pass messages between the two networks in order to allow the various workstations to communicate. Messages are sent according to unique 48-bit addresses assigned to each workstation. Each message contains the source address and the destination address. The notations shown in the workstation boxes in Figure 6 are assumed to be examples of these addresses: e.g. 157E, 231A, etc.. F

Let us assume that workstation 562C sends a message to workstation 231A. In order for this to occur, the first FDDI-Ethernet bridge must pass along the address to the FDDI loop. The second bridge must recognize that the message is for one of the workstations on its Ethernet LAN and pass it along to workstation 231A.

The problem for the FDDI-Ethernet bridge is to recognize-in time-that the message is for a station on its Ethernet LAN and no other. There could be 4000 work-stations on the Ethernet LAN. This means that the bridge must check the message destination address against 4000 addresses in order to determine whether to accept the message and pass it on to the Ethernet.



08125-039A

Address identification must be done quickly. The message acceptance decision must be made before the arrival of the next message, i.e. within the minimum message time. If the minimum message length is 9 bytes on a 100 mbit/sec FDDI network, the decision must be

made in 720 ns, including 480 ns to acquire the address. The Am99C10A can do the job in 480+100=580 ns. At these speeds, the Am99C10A is not only effective, it is the only practical, cost effective approach.




Figure 7. FDDI-Ethernet Bridge Block Diagram



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65 to +150°C Voltage on Any Pin with Respect to GND

-0.5 to +7.0 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reli-

OPERATING RANGES

Commercial (C) Devices

Case Temperature (Tc) Supply Voltage (Vcc)

0 to + 70°C +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS are valid over the operating range unless otherwise specified. All values are guaranteed maximum type limits.

Parameter			7	0 ns	10	00 ns	
Symbol	Parameter Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
Іон	Output High Current	V _{OH} = 2.4 V, V _{CC} = 4.5 V	-1.6		-1.6		mA
loL	Output Low Current	Vol = 0.4 V	+2.4		+2.4		mA
ViH	Input High Voltage		2.2	Vcc + .5	2.2	Vcc + .5	٧
ViL	Input Low Voltage	(Note 3)	-0.5	0.8	-0.5	8.0	٧
lıx	Input Leakage Current	Vss ≤ Vin ≤ Vcc		2.0		2.0	μА
loz	Output Leakage Current	Vss ≤ Vouт ≤ Vcc Ē ≥ Viн or G ≥ Viн		2.0		2.0	μА
lcc1	Static Operating Supply Current	Ē≥VıL		70		70	mA
lcc2	Dynamic Operating Supply Current, 48-bit mode	Cycle = 48-bit Data Write		140		110	mA
Іссз	Dynamic Operating Current, 16-bit mode	Cycle = 16-bit Data Write E ≥ V _{IL} , f = 1/twc		160		130	mA
I _{SB1}	Standby Current TTL Input Levels	Ē≥V _{IH} Vcc Max.		10		10	mA
ISB2	Standby Current CMOS Input Levels	$\overline{E} \ge (V_{CC} - 0.2 \text{ V}); \text{Vin} \le 0.2 \text{ V or}$ Vin $\ge (V_{CC} - 0.2)$		10		10	mA

AC CHARACTERISTICS

Parameter		70	ns	100	ns		
Symbol	Parameter Description (Note 2)	Min.	Max.	Min.	Max.	Unit	Notes
Common Para	ameters						
tocs	D/C, E setup before read or write	0		0		ns	
tосн	D/C, E hold time after read or write	0		5		ns	
Read Cycle Pa	arameters						
trc	Read cycle time	70		100		ns	
tap	Read cycle pulse width	45		75		ns	4
trr	Read recovery time	20		25		ns	
touz	Output enable time to low Z	10		10		ns	1,3,4
tонz	Output disable time to high Z	5	30	5	30	ns	1,3
tra	Read access time		45		65	ns	
tfA	Flag enable time		25		30	ns	1,6
tғн	Flag disable time		25		30	ns	1,6
Write Cycle P	arameters						<u> </u>
twc	Write cycle time	70		100		ns	
twp	Write pulse time	40		75		ns	4
- twn	Write recovery time	25		25		ns	
twos	Data setup time before write	3		3		ns	
twoн	Data hold time after write start	15		80		ns	5
twma	Match flag access after write start		125		175	ns	5,6,7
twfa	Full flag access after write end		70		100	ns	6,7
twmpe	Priority encode after write start		140		200	ns	5
Write Cycle P	arameters – 48-Bit Data Write Mode Or	nly			·		
twc48	Write cycle time	60		100		ns	
twP48	Write pulse width	25		75		ns	4
twmaf48	Match flag access after write start		90		175	ns	5,6,7
twmPE48	Priority encode after write start		100		200	ns	5

Notes:

- 1. Parameter guaranteed by design and characterization data but not 100% tested.
- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse
 levels of 0 to 3.0 V and output loading of the specified IOL/IOH and load capacitance (see test load A in
 switching test circuits) unless otherwise noted. Output timing reference is 1.5 V.
- 3. Test load B. Disable time is measured as the time to a ± 500 mV change from prior output level.
- 4. \overline{W} and \overline{G} may not overlap: i.e., may not both be low at the same time (while \overline{E} is low).
- 5. Data hold and match timings with respect to leading edge of \overline{W} .
- 6. Test Load C applies.
- 7. A G HIGH to LOW transition will cause the MTCH and FULL flags to be in an undefined state for a period = tra.

CAPACITANCE*

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
Ci	Input Capacitance	f = 1 MHz, V _{IN} = 0 V	5	pF
Cvo	Input/Output Capacitance	f = 1 MHz, V _{VO} = 0 V	7	pF

Notes:


1. These parameters are guaranteed by characterization but not tested. Measurements performed at T_A = +25°C.



Data Transfer Control Signals


OPERATION MODE	C	ONTROL	SIGNAL	S	DATA	CURRLY CURRENT	
OPERATION MODE	E	E D/C W G		G	BUS	SUPPLY CURRENT	
Command Write	L	L	L	Н	Data In	lcc1, lcc2	
Data Write	L	Н	L	Н	Data In	lcc1, lcc2, lcc3	
Status Read	L	L	Н	L	Data Out	lcc1, lcc2	
Data Read	L	Н	Н	L	Data Out	lcc1, lcc2	
Output Disabled	L	Х	Н	Н	Hi – Z	lcc ₁	
Standby	н	Х	х	Х	Hi – Z	ISB1, ISB2	
Invalid	L	Х	L	L	Hi – Z		

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS




Note:

tolz and toHz may be measured from \overline{E} transitions provided \overline{G} is Low.


Read Timing Diagram

5–26 Am99C10A

SWITCHING WAVEFORMS



Write Timing Diagram




08125-010B

Match Timing Diagram (Reference)


Am99C10A 5-27

SWITCHING TEST CIRCUITS



Test Load A

Test Load B



Test Load C



SECTION 6 CMOS First-In First Out (FIFO) Memories

An Introductio	n to FIFO Memories	6–3
High Density F	FIFOs	
Am7200		6–5
Am7201	512 x 9 with EF, FF, HF Flags	
Am7202A	1,024 x 9 with EF, FF, HF + 1 Flags	
Am7203A	2,048 x 9 with EF, FF, HF + 1 Flags	
Am7204A	4,096 x 9 with EF, FF, HF + 1 Flags	
Am7205A	8,192 x 9 with EF, FF, HF + 1 Flags	
Low Density F	IFOs	
67C401/13	64 x 4 10/15, 25/35 MHz, Cascadable,	
67C402/23	64 x 5, 10/15, 25/35 MHz, Cascadable	6-99
67C4033	64 x 5 with Flags, 10/15 MHz, Cascadable, Three State	6-109
Application Sp	pecific FIFOs	
Am4601	512 x 9, Two Programmable Flags (1 to 511), Programmable	
	Flag Polarity	6-120
Am4701	Dual 512 x 8 Bidirectional, Parity Generater/Checker,	
	Bypass Mode, Programmable AE/AF Flags	6-133
674219	FIFO RAM Controller	
Basic FIFO Des	sign Considerations	6-170
	s on Flag Boundary Conditions	
	High Density CMOS FIFOs	
	sues in Low Density FIFOs	
FIFO RAM Con	troller Tackles Deep Data Buffering Article Reprint	6-190





SECTION 6 Introduction to First-In First-Out (FIFO) Memories

WHAT IS A FIFO?

First-in First-out (FIFO) memory provides temporary storage for data words. The dual-port memory device stores the data sequentially; therefore, the first word written to the input port of the FIFO will be the first word available to be read at the output port, followed by the 2nd word, etc. The input and output ports work independently.

Additional data words can be stored in the device as long as the current number of data words stored is less than the number of physical memory locations. When the FIFO is full, the device will be inhibited from reading additional words. Likewise, data words can be read from the FIFO as long as data is currently stored within the FIFO. If no data words are currently stored, then the output port of the FIFO will be inhibited from sending data.

WHEN WOULD YOU USE A FIFO?

The main application for a FIFO is to temporarily store data being transferred across a bus asynchronously. Data can be written into the FIFO at one rate and read out at another rate. Different CPU speeds, data packet sizes, and processor command lengths make the FIFO very attractive as a buffer component. The asynchronous feature may allow the CPU to load data at the CPUs full clock rate disallowing any wait states. The system or peripheral on the receiving side can extract data at its own clock rate. Optimal data throughput can be achieved by choosing the correct FIFO depth predicated on the read and write speeds of the two systems.

HOW FAST SHOULD THE FIFO BE?

The **cycle time** of the FIFO determines the system speed in which the device can operate without requiring system wait states (A wait state is a wasted system timing cycle due to a device requiring additional time to complete its' operation). The FIFO has cycle times associated with each operation, whether a Read, Write, Reset or Retransmit operation. Fortunately, most FIFOs have identical timing parameters for each operation.

The **cycle time** consists of two timing parameters: the **access time** and the **recovery time**.

cycle time (t_{xC}) = access time (t_{xA}) + recovery time (t_{xR})

The **access time** is the time allotted to complete the actual operation. The **recovery time** is the time allotted for the device to return to a steady state and prepare for the following operation.

AMD's High-Density FIFO part numbers are based on the **access time** of the FIFOs. For example: Am7204A-15PC corresponds to the 4K x 9 FIFO with 15 ns access time. To determine the **cycle time**, you must add the **recovery time** to the **access time** indicated in the part number. The **maximum operating frequency** can then be determined by taking the inverse of the **cycle time** [1/(txc)].



Access Time (txA)	Recovery Time (txR)	Cycle Time (txc) [(txA) + (txR)]	Max. Oper. Freq. [1/(txc)]
15	10	25	40.0 MHz
25	10	35	28.5 MHz
35	10	45	22.2 MHz
50	15	60	16.6 MHz
65	15	80	12.5 MHz
80	20	100	10.0 MHz

Therefore, for the Am7204-15PC example, the maximum operating frequency would be 40.0 MHz.

HOW DEEP SHOULD THE FIFO BE?

The data packet size, or the number of data words transferred at one time, determines the FIFO's density. The data packet may correspond to the data packet used in network communications, to the sector size of a hard drive, or the maximum data accumulated between two processors with different data rates. As system speeds increase, the FIFO must be capable of storing more data packets at one time, since the secondary or peripheral processor may be significantly slower than the main processor.

Am7200



High Density First-In First-Out (FIFO) 256 x 9-Bit CMOS Memory

DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 256x9 organization
- Cycle times of 35/45/65/80/100
 nanoseconds for standard products
- Cycle times of 50/65/80/100 nanoseconds for APL products
- Asynchronous and simultaneous writes and reads

- Low power consumption
- Status flags full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION

The Am7200 is a RAM-based CMOS FIFO that is 256 words deep with 9-bit wide words. It is expandable to any width and/ or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz for Standard Products and 0 to 20 MHz for APL products. Status flags are provided to signify empty, full, and half-full conditions. The

capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7200 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7200 useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM




Figure 1.


10804-001A


PRODUCT SELECTOR GUIDE

Part Number	Am7200-25	Am7200-35	Am7200-40	Am72	200-50	Am72	00-65	Am72	200-80
Access Time	25 ns	35 ns	40 ns	50	ns	65 ns		80 ns	
Maximum Power Supply Current	70 mA	60 mA	100 mA	60 mA	90 mA	60 mA	90 mA	60 mA	90 m/
Operating Frequency	28.5 MHZ	22.2 MHZ	20.0 MHZ	15.3	MHZ	12.5	MHZ	10.0	MHZ
Operating Range	COM'L	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL

Publication# 10804 Rev. E Amendment /0 Issue Date: Merch 1991

CONNECTION DIAGRAMS





10804-002A

10804-003A

Pin Designations: W = Write

 $\overline{R} = \text{Read}$

RS = Reset

FL/RT = First Load/Retransmit

 D_x = Data In Q_x = Data Out \overline{XI} = Expansion In


XO/HF= Expansion Out/Half-Full Flag

FF = Full Flag EF = Empty Flag

V_{cc} = Supply Voltage GND = Ground NC = No Connect Note:

Pin 1 is marked for orientation for plastic packages.

LOGIC SYMBOL



10804-004A

^{*} Pinout identical for both plastic and ceramic DIPs.




ORDERING INFORMATION

Standard Information

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:


- a. Device Number
- b. Performance
- c. Package Type



APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Comb	inations
AM7200-40	
AM7200-50	DV4
AM7200-65	/BXA
AM7200-80	

MILITARY BURN-IN

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

> Am7200 6-7

FUNCTIONAL DESCRIPTION

The Am7200 CMOS FIFO is designed around a 256x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 255. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.

Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7200. The write, read, data-in and dataout lines of the Am7200 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisychained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between XO and XI.


OPERATIONAL DESCRIPTION

Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of XI and FL are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read (\overline{R}) and Write (\overline{W}) signals must be HIGH t_{RSS} prior to and t_{RSR} after the rising edge of Reset (RS). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag (EF) being LOW, active, and both the Half-Full (HF) and Full Flag (FF) being HIGH, inactive.

Writing Data To The FIFO

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The falling edge of Write (\overline{W}) initiates



a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 t_{ns} prior to and t_{DH} after the rising edge of W will be stored sequentially in the FIFO.

The LOW- to-HIGH transition of the Empty Flag (EF) occurs twee after the rising edge of W during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag (HF) will go LOW twee after the falling edge of W during the write operation which creates the half-full condition. (See Figure 5.) HF will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 128 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag (FF) goes LOW twee after the falling edge of W during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 256 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO Twee after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag (EF) indicates that the FIFO is ready to output data. The falling edge of Read (\overline{R}) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 t_{A} after the falling edge of \overline{R} , and remains until t_{DV} after the rising edge of R. Q0-Q8 return to a high-impedance state when R is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH t_{nee} after the rising edge of Rduring the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (\overline{HF}) will go HIGH t_{RHF} after the rising edge of \overline{R} during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 127 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of EF occurs t_{ner} after the falling edge of R during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed t, ns after the rising edge of EF. Read is held active, and cannot be deasserted until T after the rising edge of EF (see Figure 8).

Half-Full Flag

The Half-Full (HF) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 128 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 128 words, and Read and Write pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

HF will always settle to the correct state after the appropriate delay, t_{whF} or t_{RHF} . This property of the Half-Full Flag is clearly a function of the dynamic relation between \overline{W} and \overline{R} . Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Table 1. Reset and Retransmit Truth Table (Single-Device Configuration/Width-Expansion Mode)

	Input			Internal Status			Outputs			
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	EF	FF	HF		
Reset	0	х	0	Location zero	Location zero	0	1	1		
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)		
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	х	х	х		

Notes:

- 1. Flags will change to show correct state according to write pointer.
- 2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2. Reset and First Load Truth Table (Depth-Expansion/Compound-Expansion Mode)

	Input			Interna	Outputs			
Mode	RS FL/RT		XI	Read Pointer	Write Pointer	EF	FF	
Reset-first device	0	0	X0 (Note 1)	Location zero	Location zero	o	1	
Reset all other devices	0	1	X 0 (Note 1)	Location zero	Location zero	0	1	
Read/Write	1	X (Note 2)	XO (Note 1)	Increment (Note 3)	Increment (Note 3)	х	х	

Notes:

- 1. $\overline{\text{XI}}$ is connected to $\overline{\text{XO}}$ of previous device. See Figure 12.
- 2. Same as during Reset Cycle.
- 3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.






Figure 3. Asynchronous Write and Read Timing






Note:

Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing

10804-008A



Am7200



Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 256 or less writes between reset cycles.

The FLRT is used as the Retransmit (RT) input in Single-Device Mode. The retransmit capability is intended for use when there are 256 or less writes between reset cycles. RT, an active LOW-going pulse of at least t_{RT} in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. R must be HIGH during the retransmit cycle. The first read cycle should not start until t_{RTR} after the rising edge of RT. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO t_{RTC} after the falling edge of RT. (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (XI) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7200 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-

to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (t_{WEF} , t_{WHF} , t_{WFF} , t_{RHF} , t_{RHF} , and t_{RFF}) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to \overline{XI} of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 255, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion


FIFOs of greater width and depth than the Am7200 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)



Note:


EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at t_{erc}.

Figure 7. Retransmit Timing



 $(\mathsf{t}_\mathsf{RPE} = \mathsf{t}_\mathsf{RPW}, \, \mathsf{t}_\mathsf{RFT} = \mathsf{t}_\mathsf{REF})$

Figure 8. Read Data Flow-Through Mode



10804-012A

Note:

Figure 9. Write Data Flow-Through Mode





Figure 10. Single FIFO Configuration

10804-014A Figure 11. Width-Expansion to Form a 256x18 FIFO



10804-015A

Figure 12. Depth-Expansion to Form a 768x9 FIFO




Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques




Figure 14. Bidirectional FIFO Mode

ABSOLUTE MAXIMUM RATINGS

Supply voltage, $V_{\rm cc}$ -0.5 V to +7.0 V

Input voltage $-0.5 \text{ V to V}_{cc} + 0.5 \text{ V}$ Ambient temperature w/Power Applied -55°C to +125°C

-55°C to +150°C Storage temperature

Power dissipation 1.0 W 50 mA DC output current

Stresses above those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

0°C to 70°C Ambient Temperature (T_{*}) Supply Voltage (V_{cc}) +4.5V to +5.5V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter Symbol	Parameter Description	t, = 2	200-25 25 ns Max.	t, = 3	200-35 35 ns Max.	t, = 5	200-50 50 ns Max.	t_ = (200-65 65 ns Max.		00-80 80 ns Max.	Unit
I	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	-1	1	μА
I _{IO}	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	-10	10	μА
V _{IH}	Input High Voltage (all inputs except XI) (Note 3)	2.0	-	2.0	-	2.0	_	2.0	-	2.0	_	٧
V _{IL}	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	0.8	-	0.8	_	0.8	_	0.8	-	0.8	V
V _{IHXI}	Input High Voltage, XI (Note 3)	3.5	_	3.5	-	3.5	_	3.5	_	3.5	_	v
V _{ILXI}	Input Low Voltage, XI (Note 3)	-	1.5	-	1.5	-	1.5	_	1.5	_	1.5	٧
V _{OH}	Output Logic "1" Voltage I _{oH} = -2 mA	2.4	_	2.4	_	2.4	_	2.4	_	2.4	_	٧
V _{or}	Output Logic "0" voltage I _{oL} = 8 mA	-	0.4	-	0.4	-	0.4	_	0.4	-	0.4	٧
I _{cc1}	Average V _{cc} Power Supply Current (Note 4)	-	70	-	60	_	60	-	60	_	60	mA
l ^{ccs}	Average Standby Current (R = W = RS = FL/RT = V _H) (Note 4)	_	20	-	20	_	20	_	20	-	20	mA
l _{ccs}	Power Down Current (all inputs = V _{cc} -0.2 V) (Note 4)	_	5	_	5	_	5	_	5	-	5	mA

Notes:

- 1. Measurements with GND $\leq V_{IN} \leq V_{CC}$.
- Ā ≥ V_{II}, GND ≤ V_{out} ≤ V_{cc}.
 V_{IL} and V_{II} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{II} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable
- I_{cc} measurements are made with outputs open.



AC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter Symbol	Parameter Description	Figures	Am720 Min.			00-35 Max.	Am720 Min. N		Am72 Min.		Am72 Min.	00-80 Max.	Unit
Write and	Flag Timing												
t _{wc}	Write Cycle Time	3	35		45		65		80		100		ns
twew	Write Pulse Width	3	25		35		50		65		80		ns
t _{wa}	Write Recovery Time	3	10		10		15		15		20		ns
t _{os}	Data Setup Time	3,9	15		18		30		30		40		ns
t _{DH}	Data Hold Time	3,9	0		0		5		10		10		ns
twee	Write LOW to Full Flag LOW	6,9		25		30		45		60		60	ns
t _{wHF}	Write LOW to Half-Full Flag LOW	5		35		45		65		80		100	ns
tweF	Write HIGH to Empty Flag HIGH	4,8		25		30		45		60		60	ns
t _{w.z}	Write pulse HIGH to data bus at LOW Z (Note 1)	8	5		10		15		15		20		ns
Read and	Flag Timing	<u> </u>											
t _{RC}	Read Cycle Time	3	35		45		65		80		100		ns
t _A	Access Time	3,4,8,9		25		35		50		65		80	ns
t _{ee}	Read Recovery Time	3	10		10		15		15		20		ns
t _{RPW}	Read Pulse Width	3	25		35		50		65		80		ns
t _{ALZ}	Read pulse LOW to data bus at LOW Z (Note 1)	3	5		5		10		10		10		ns
t _{ov}	Data Valid from read pulse HIGH	3	5		5		5		5		5		ns
t _{RHZ}	Read pulse HIGH to data bus at HIGH Z (Note 1)	3		18		20		30		30		30	ns
t _{RFF}	Read HIGH to Full Flag HIGH	6,9		25		30		45		60		60	ns
t _{RHF}	Read HIGH to Half Full-Flag HIGH	5		35		45		65		80		100	ns
t _{REF}	Read LOW to Empty Flag LOW	4,8		25		30		45		60		60	ns
Reset Tim	ing	h											
t _{ASC}	Reset Cycle Time	2	35		45		65		80		100		ns
t _{es}	Reset Pulse Width	2	25		35		50		65		80		ns
t _{ass}	Reset Setup Time	2	25		35	_	50		65		80		ns
t _{ASA}	Reset Recovery Time	2	10		10		15		15		20		ns
t _{EFL}	Reset to Empty Flag LOW	2		35		45		65		80		100	ns
t _{HFH}	Reset to Half-Full Flag High	2		35		45		65		80		100	ns
t _{FFH}	Reset to Full Flag HIGH	2		35		45		65		80		100	ns
Retransmi	t Timing										•		4
t _{RTC}	Retransmit Cycle Time	7	35		45		65		80		100		ns
t _{RT}	Retransmit Pulse Width	7	25		35		50		65		80		ns
t _{RTR}	Retransmit Recovery Time	7	10		10	Toronto and and and and and and and and and and	15		15		20		ns

Note:

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V_{cc}

-0.5 V to +7.0 V

Input voltage

-0.5 V to V_{cc} +0.5 V

Ambient temperature w/Power Applied

-55°C to +125°C

Storage temperature

-65°C to +155°C

Power dissipation

1.0 W

DC output current

50 mA

Stresses above those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices*

Case Temperature (T_c)

-55°C to 125°C

Supply Voltage (V_{cc})

+4.5V to +5.5V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

DC CHARACTERISTICS over MILITARY operating range unless otherwise specified.

Parameter Symbol	Parameter Description		200-40 10 ns Max.		200-50 50 ns Max.		200-65 65 ns Max.		200-80 80 ns Max.	Unit
I _{IL}	Input Leakage Current (any input) (Note 1)	-10	10	-10	10	-10	10	-10	10	μА
I _{io}	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	μА
V _{IH}	Input High Voltage (all inputs except XI) (Note 3)	2.2	-	2.2	_	2.2	_	2.2	_	V
V _{IL}	Input Low Voltage (all inputs except XI) (Note 3)	_	0.8	_	0.8	_	0.8	-	0.8	V
V _{IHXI}	Input High Voltage, XI (Note 3)	3.5	_	3.5	-	3.5	_	3.5	_	V
V _{ILXI}	Input Low Voltage, XI (Note 3)	-	1.5	-	1.5	_	1.5	-	1.5	v
V _{oH}	Output Logic "1" Voltage I _{oH} = -2 mA	2.4	-	2.4	-	2.4	_	2.4	_	v
V _{oL}	Output Logic "0" voltage I _{oL} = 8 mA	_	0.4	_	0.4	-	0.4	_	0.4	V
I _{cc1}	Average V _{cc} Power Supply Current (Note 4)	-	100	_	90	_	90	_	90	mA
l _{cc2}	Average Standby Current (R = W = RS = FL/RT = V _{IH}) (Note 4)	-	25	_	25	_	25	-	25	mA
l _{ccs}	Power Down Current (all inputs = V _{cc} -0.2 V) (Note 4)	_	5	-	5	-	5	_	5	mA

Notes:

1. Measurements with GND $\leq V_{IN} \leq V_{CC}$.

4. Icc measurements are made with outputs open.

R ≥ V_{II}, GND ≤ V_{OUT} ≤ V_C.
 V_{IL} and V_{II} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{II} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.



AC CHARACTERISTICS over MILITARY operating range unless otherwise specified


Parameter	Parameter		Am	7200-40	Am	7200-50	Am	7200-65	Am	7200-80	
Symbol	Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write and	Flag Timing										
t _{wc}	Write Cycle Time	3	50		65		80		100		ns
t _{wew}	Write Pulse Width	3	40		50		65		80		ns
t _{wr}	Write Recovery Time	3	10		15		15		20		ns
t _{os}	Data Setup Time	3,9	20		30		30		40		ns
t _{DH}	Data Hold Time	3,9	0		5		10		10		ns
twee	Write LOW to Full Flag LOW	6,9		35		45		60		60	ns
t _{whf}	Write LOW to Half-Full Flag LOW	5		50		65		80		100	ns
t _{wef}	Write HIGH to Empty Flag HIGH	4,8		35		45		60		60	ns
t _{w.z}	Write pulse HIGH to data bus at LOW Z (Note 1)	8	10		15		15		15		ns
Read and	Flag Timing										
t _{RC}	Read Cycle Time	3	50		65		80		100		ns
t _A	Access Time	3,4,8,9		40		50		65		80	ns
t _{RR}	Read Recovery Time	3	10		15		15		20		ns
t _{RPW}	Read Pulse Width	3	40		50		65		80		ns
t _{ALZ}	Read pulse LOW to data bus at LOW Z (Note 1)	3	5		10		10		10		ns
t _{DV}	Data Valid from read pulse HIGH	3	5		5		5		5		ns
t _{elez}	Read pulse HIGH to data bus at HIGH Z (Note 1)	3		25		30		30		30	ns
t _{RFF}	Read HIGH to Full Flag HIGH	6,9		35		45		60		60	ns
t _{RHE}	Read HIGH to Half Full-Flag HIGH	5		50		65		80		100	ns
t _{nee}	Read LOW to Empty Flag LOW	4,8		30		45		60		60	ns
Reset Tim	ing										-
t _{RSC}	Reset Cycle Time	2	50		65		80		100		ns
t _{RS}	Reset Pulse Width	2	40		50		65		80		ns
t _{ess}	Reset Setup Time	2	40		50		65		80		ns
t _{ese}	Reset Recovery Time	2	10		15		15		20		ns
t _{EFL}	Reset to Empty Flag LOW	2		50		65		80		100	ns
t _{HFH}	Reset to Half-Full Flag High	2		50		65		80		100	ns
t _{FFH}	Reset to Full Flag HIGH	2		50		65		80		100	ns
Retransmi	t Timing		•		-		<u> </u>		•		
t _{RTC}	Retransmit Cycle Time	7	50		65		80		100		ns
t _{RT}	Retransmit Pulse Width	7	40		50		65		80		ns
t _{RTR}	Retransmit Recovery Time	7	10		15	garanti Arrama Managaran M	15		20		ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



^{*} Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE ($V_{cc} = 5.0V$, $T_A = + 25$ °C, f = 1.0 MHz)

Symbol	Parameter (Note 1)	Conditions	Тур.	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V	5	pF
C _{out}	Output capacitance	V _{out} = 0 V	7	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



Am7201

Advanced Micro High Density First-In First-Out (FIFO) 512 x 9-Bit CMOS Memory **Devices**

DISTINCTIVE CHARACTERISTICS


- RAM based FIFO
- 512 x 9 organization
- Cycle times of 35/45/65/80/100 nanoseconds for standard products
- Cycle times of 50/65/80/100 nanoseconds for APL products
- Asynchronous and simultaneous writes and reads
- Low power consumption
- Status flags-full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION

The Am7201 is a RAM-based CMOS FIFO that is 512 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz for Standard Products and 0 to 20 MHz for APL products. Status flags are provided to signify empty, full, and half-full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7201 are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7201 useful in communication, image processing, mass storage, DSP, and printing systems.



PRODUCT SELECTOR GUIDE

THOUGH OFFE	TON GOID	-							
Part Number	Am7201-25	Am7201-35	Am7201-40	Am72	201-50	Am72	Am7201-65		201-80
Access Time	25 ns	35 ns	40 ns	50 ns		65 ns		80 ns	
Maximum Power Supply Current	70 mA	60 mA	100 mA	60 mA	90 mA	60 mA	90 mA	60 mA	90 mA
Operating Frequency	28.5 MHz	22.2 MHz	20.0 MHz	15.3	MHz	12.5	MHz	10.0	MHz
Operating Range	COM'L	COM'L	MIL	COM'L	MIL	COM'L	MIL	COM'L	MIL

Publication # Rev. Amendment 10175 Issue Date: March 1991

6-19

CONNECTION DIAGRAMS Top View PLCC 28 V_{CC} 27 D4 D₈ 2 D₃ D₈ W NC V_{CC} D₄ D₅ D₅ D_3 3 De 29 D₆ D₂ 5 D7 28 D₇ 24 D_1 FL/RT 27 NC D₀ 6 23 26 FL/RT RS XI Am7201 22 XI EF 25 RS 21 Am7201 FF 8 FF XO/HF 9 P 24 EF Q₀ 10 Q1 10 19 07 23 XO/HF Q1 11 22 Q₇ Q2 11 18 Q NC 12 21 06 Q3 12 17 Q₅ Q₂ 13 16 04 Q8 13 14 15 16 17 18 19 20 15 R GND 14

Note: Pin 1 is marked for orientation for plastic packages.

PIN DESCRIPTION

W = Write

R = Read

RS = Reset

FL/RT = First Load/Retransmit

D_x = Data In

 $\hat{Q_x} = Data Out$

XI = Expansion In

XO/HF = Expansion Out/Half-Full Flag


FF = Full Flag

EF = Empty Flag

V_{cc} = Supply Voltage GND = Ground

NC = No Connect

LOGIC SYMBOL



^{*} Pinout identical for both plastic and ceramic DIPs.




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages. The order number (Valid Combination) is formed by a combination of:

- a. Device Number/Description
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Com	binations
AM7201-25	
AM7201-35	
AM7201-50	PC, JC, RC
AM7201-65	
AM7201-80	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products a. Device Number is formed by a combination of:

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type



Valid Comb	inations
AM7201-40	
AM7201-50	6 37.4
AM7201-65	/BXA
AM7201-80	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9, 10, 11.



FUNCTIONAL DESCRIPTION

The Am7201 CMOS FIFO is designed around a 512 x 9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 511. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value

Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7201. The write, read, data-in and data-out lines of the Am7201 are connected in parallel, and the Expansion-Out (XO) and the Expansion-In (XI) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between XO and XI.

OPERATIONAL DESCRIPTION Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{X}I$ and \overline{FL} are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $\langle \overline{FL} \rangle$ and Write $\langle \overline{FL} \rangle$ signals must be HIGH t_{ASS} prior to and t_{RSR} after the rising edge of Reset $\langle \overline{FL} \rangle$. The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag $\langle \overline{FL} \rangle$ being LOW, active, and both the Half-Full $\langle \overline{FL} \rangle$ and Full Flag $\langle \overline{FL} \rangle$ being HIGH, inactive.

Writing Data To The FIFO

The HIGH state of the Full Flag (\overline{FF}) indicates that the FIFO is capable of accepting data. The falling edge of Write (\overline{W}) initiates




Figure 2. Reset Timing

a write cycle. (See Figure 3.) Data appearing at inputs D0-D8 $t_{\rm DS}$ prior to and $t_{\rm DH}$ after the rising edge of W will be stored sequentially in the FIFO.

The LOW- to-HIGH transition of the Empty Flag ($\overline{\text{EF}}$) occurs t_{were} after the rising edge of $\overline{\text{W}}$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag / $\overline{\text{HF}}$) will go LOW t_{whf} after the falling edge of during the write operation which creates the half-full condition. (See Figure 5.) $\overline{\text{HF}}$ will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 256 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag ($\overline{\text{FF}}$) goes LOW t_{wff} after the falling edge of $\overline{\text{W}}$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 512 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO T_{wpF} after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag ($\overline{\mathbb{EF}}$) indicates that the FIFO is ready to output data. The falling edge of Read ($\overline{\mathbb{R}}$) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q0-Q8 t_A after the falling edge of R, and remains until t_{DV} after the rising edge of R. Q0-Q8 return to a high-impedance state when R is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH $t_{\rm RFF}$ after the rising edge of R during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag ($\overline{\rm HF}$) will go HIGH $t_{\rm RFF}$ after the rising edge of $\overline{\rm R}$ during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 255 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of $\overline{\rm EF}$ occurs $t_{\rm REF}$ after the falling edge of $\overline{\rm R}$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed t_A ns after the rising edge of \overline{EF} . Read is held active, and cannot be deasserted until T_{APE} after the rising edge of \overline{EF} (see Figure 8).

Half-Full Flag

The Half-Full (HF) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 256 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 256 words, and Read and Write pulses are applied simultaneously, the \overline{HF} flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

HF will always settle to the correct state after the appropriate delay, t_{whf} or t_{RHF}. This property of the Half-Full Flag is clearly a function of the dynamic relation between W and R. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

RESET AND RETRANSMIT TRUTH TABLE Single-Device Configuration/Width-Expansion Mode

		Input		Interna		Outputs				
Mode	RS	FL/RT	য়	Read Pointer	ĒF	FF	HF			
Reset	0	x	0	Location zero	Location zero	0	1	1		
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)		
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	х	х	х		

Notes: 1. Flags will change to show correct state according to write pointer.

2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 1.

RESET AND FIRST LOAD TRUTH TABLE Depth-Expansion/Compound-Expansion Mode

No. do		Inpu	ıt	Interna	l Status	Outputs			
Mode	RS	FL/RT	ΧI	Write Pointer	EF	FF			
Reset-first device	0	0	X0 (Note 1)	Location zero	Location zero	0	1		
Reset all other devices			Location zero	0	1				
Read/Write	1	⊼ (Note 2)	X0 (Note 1)	Increment (Note 3)	Increment (Note 3)	х	х		

Notes: 1. \overline{XI} is connected to \overline{XO} of previous device. See Figure 12.

2. Same as during Reset Cycle.

3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2.




Figure 3. Asynchronous Write and Read Timing






Figure 4. Empty Flag Timing



Note: Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

Figure 5. Half-Full Flag Timing



Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 512 or less writes between reset cycles.

The FL/RT is used as the Retransmit (\overline{RT}) input in Single-Device Mode. The retransmit capability is intended for use when there are 512 or less writes between reset cycles. \overline{RT} , an active LOW-going pulse of at least t_{aT} in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. \overline{R} must both be HIGH during the retransmit cycle. The first read cycle should not start until t_{RTR} after the rising edge of \overline{RT} . The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO t_{RTC} after the falling edge of \overline{RT} . (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (XI) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7201 can be expanded in width to create FIFOs of word widths greater than nine bits. In Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1.) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2.) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-

to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (t_{wef}, t_{whf}, t_{wef}, t_{ref}, t_{ref}, and t_{ref}) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to XI of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 511, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the FF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion

FIFOs of greater width and depth than the Am7201 can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)



Note: EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at tarc:

Figure 7. Retransmit Timing







Figure 8. Read Data Flow-Through Mode



Note: $(t_{wpf} = t_{wpw}, t_{wff} = t_{wff})$

Figure 9. Write Data Flow-Through Mode




Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 512x18 FIFO





Figure 12. Depth-Expansion to Form a 1536x9 FIFO








Figure 14. Bidirectional FIFO Mode



ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings

for extended periods may affect device reliability.

OPERATING RANGES

Supply Voltage, V_{cc}

-0.5V to + 7.0V

Input Voltage

-0.5V to V_{cc} + 0.5V

Ambient Tempature with Power Applied

-55°C to +125°C

Storage Temperature **Power Dissipation**

-55°C to + 150°C

DC Output Current

1.0 W 50 mA

COMMERCIAL (C) DEVICES

Ambient Temperature (T_{*}) Supply Voltage, (V_{cc})

0°C to 70°C +4.5V to +5.5V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.

Parameter Symbol	Parameter Description	t, = 2	201-25 25 ns Max.	t _A = 3	201-35 35 ns Max.	Am72 t _A = 5 Min.	0 ns	t, = (201-65 65 ns Max.	t_ = 8		
I _{IL}	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	-1	1	μА
l _{io}	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	-10	10	μА
V _{iH}	Input High Voltage (all inputs except XI) (Note 3)	2.0	-	2.0	_	2.0	_	2.0	_	2.0	-	V
V _{IL}	Input Low Voltage (all inputs except XI) (Note 3)	-	0.8	-	0.8	-	0.8	-	0.8	_	0.8	V
V _{IHXI}	Input High Voltage, XI (Note 3)	3.5	_	3.5	_	3.5	_	3.5	-	3.5	_	٧
V _{ILXI}	Input Low Voltage, XI (Note 3)	-	1.5	-	1.5	-	1.5	-	1.5	_	1.5	٧
V _{OH}	Output Logic "1" Voltage I _{oH} = -2 mA	2.4	_	2.4	_	2.4	_	2.4	_	2.4	_	٧
Va	Output Logic "0" voltage I _{oL} = 8 mA	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	٧
l _{cc1}	Average V _{cc} Power Supply Current (Note 4)	-	70	-	60	-	60	-	60	-	60	mA
I _{cc2}	Average Standby Current (R = W = RS = FL/RT = V _H) (Note 4)	_	20	-	20	-	20	-	20	-	20	mA
l _{ccs}	Power Down Current (all inputs = V _{cc} -0.2 V) (Note 4)	-	5	-	5	-	5	-	5	_	5	mA

- Notes: 1. Measurements with GND $\leq V_{IN} \leq V_{CC}$.

 - R≥ V_{IH} GND ≤ V_{OUT} ≤ V_{CC}.
 V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
 - 4. I_{cc} measurements are made with outputs open.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.

Parameter Symbol	Parameter Description	Figures		201-25 Max.		201-35 M ax.		201-50 Max.		201-65 Max.	1	201-80 Max.	Unit
Write and	Flag Timing		·		·								
t _{wc}	Write Cycle Time	3	35		45		65		80		100		ns
t _{wpw}	Write Pulse Width	3	25		35		50		65		80		ns
t _{wa}	Write Recovery Time	3	10		10		15		15		20		ns
t _{DS}	Data Setup Time	3,9	15		18		30		30		40		ns
t _{DH}	Data Hold Time	3,9	0		0		5		10		10		ns
t _{wff}	Write LOW to Full Flag LOW	6,9		25		30		45		60		60	ns
t _{wHF}	Write LOW to Half-Full Flag LOW	5		35		45		65		80		100	ns
t _{wef}	Write HIGH to Empty Flag HIGH	4,8		25		30		45		60		60	ns
t _{w.z}	Write pulse HIGH to data bus at LOW Z (Note 1)	8	5		10		15		15		20		ns
Read and	Flag Timing												
t _{RC}	Read Cycle Time	3	35		45		65		80		100		ns
t _A	Access Time	3,4,8,9		25		35		50		65		80	ns
t _{ee}	Read Recovery Time	3	10		10		15		15		20		ns
t _{RPW}	Read Pulse Width	3	25		35		50		65		80		ns
t _{RLZ}	Read pulse LOW to data bus at LOW Z (Note 1)	3	5		5		10		10		10		ns
t _{ov}	Data Valid from read pulse HIGH	3	5		5		5		5		5		ns
t _{eHZ}	Read pulse HIGH to data bus at HIGH Z (Note 1)	3		18		20		30		30		30	ns
t _{RFF}	Read HIGH to Full Flag HIGH	6,9		25		30		45		60		60	ns
t _{RHF}	Read HIGH to Half Full-Flag HIGH	5		35		45		65		80		100	ns
t _{REF}	Read LOW to Empty Flag LOW	4,8		25		30		45		60		60	ns
Reset Tim	ing												
t _{esc}	Reset Cycle Time	2	35		45		65		80		100		ns
t _{es}	Reset Pulse Width	2	25		35		50		65		80		ns
t _{ess}	Reset Setup Time	2	25		35		50		65		80		ns
t _{ese}	Reset Recovery Time	2	10		10		15		15		20		ns
t _{EFL}	Reset to Empty Flag LOW	2		35		45		65		80		100	ns
t _{HFH}	Reset to Half-Full Flag High	2		35		45		65		80		100	ns
t _{eff}	Reset to Full Flag HIGH	2		35		45		65		80		100	ns
Retransm	lt Timing												
t _{etc}	Retransmit Cycle Time	7	35		45		65		80		100		ns
t _{et}	Retransmit Pulse Width	7	25		35		50		65		80		ns
t _{ere}	Retransmit Recovery Time	7	10		10		15		15		20		ns

Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

6-30 Am7201



ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Supply Voltage, V_{cc} -0.5V to + 7.0V Input Voltage -0.5V to $V_{cc} + 0.5V$

Ambient Tempature with

Power Applied -55°C to +125°C Storage Temperature -65°C to + 155°C

DC Output Current 50 mA

Stresses above those listed under Absolute Maximum Ratings

Power Dissipation 1.0 W Military (M) DEVICES*

Case Temperature (T_c) -55 to 125°C +4.5V to +5.5V Supply Voltage, (V_{cc})

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

DC CHARACTERISTICS over MILITARY operating range unless otherwise specified.

Parameter	Parameter		201-40 40 ns		201-50 50 ns		201-65 65 ns	Am72		
Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
I _{IL}	Input Leakage Current (any input) (Note 1)	-10	10	-10	10	-10	10	-10	10	μА
l _ю	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	μА
V _{IH}	Input High Voltage (all inputs except Ⅺ) (Note 3)	2.2	-	2.2	_	2.2	_	2.2		V
V _{IL}	Input Low Voltage (all inputs except XI) (Note 3)	_	0.8	_	0.8	. -	0.8	-	0.8	V
V _{IHXI}	Input High Voltage, XI (Note 3)	3.5	_	3.5	_	3.5	_	3.5	_	v
V _{ILXI}	Input Low Voltage, XI (Note 3)		1.5	-	1.5	_	1.5	-	1.5	V
V _{OH}	Output Logic "1" Voltage I _{oн} = -2 mA	2.4	_	2.4	_	2.4	_	2.4	_	v
V _{or}	Output Logic "0" voltage I _{oL} = 8 mA	_	0.4	_	0.4	_	0.4		0.4	v
l _{cc1}	Average V _{cc} Power Supply Current (Note 4)	-	100	-	90	_	90	_	90	mA
l _{CC2}	Average Standby Current (R = W = RS = FL/RT = V _H) (Note 4)	_	25	_	25	-	25	_	25	mA
l _{ccs}	Power Down Current (all inputs = V _{cc} -0.2 V) (Note 4)	-	5	_	5	-	5	_	5	mA

- Notes: 1. Measurements with GND $\leq V_{IN} \leq V_{CC}$.

 - Ā ≥ V_{II}, GND ≤ V_{OUT} ≤ V_{CC}.
 V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
 - 4. I_{cc} measurements are made with outputs open.



SWITCHING CHARACTERISTICS over MILITARY operating range unless otherwise specified.


Parameter	_			7201-40		7201-50	1	7201-65	1	201-80	
Symbol	Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write and	Flag Timing										
t _{wc}	Write Cycle Time	3	50		65		80		100		ns
twpw	Write Pulse Width	3	40		50		65		80		ns
t _{wr}	Write Recovery Time	3	10		15		15		20		ns
t _{os}	Data Setup Time	3,9	20		30		30		40		ns
t _{DH}	Data Hold Time	3,9	0		5		10		10		ns
t _{wff}	Write LOW to Full Flag LOW	6,9		35		45		60		60	ns
t _{whF}	Write LOW to Half-Full Flag LOW	5		50		65		80		100	ns
twer	Write HIGH to Empty Flag HIGH	4,8		35		45		60		60	ns
t _{w.z}	Write pulse HIGH to data bus at LOW Z (Note 1)	8	10		15		15		15		ns
Read and	Flag Timing										
t _{RC}	Read Cycle Time	3	50		65		80		100		ns
t _A	Access Time	3,4,8,9		40		50		65		80	ns
t _{ee}	Read Recovery Time	3	10		15		15		20		ns
t _{RPW}	Read Pulse Width	3	40		50		65		80		ns
t _{ALZ}	Read pulse LOW to data bus at LOW Z (Note 1)	3	5		10		10		10		ns
t _{nv}	Data Valid from read pulse HIGH	3	5	_	5		5		5		ns
t _{RHZ}	Read pulse HIGH to data bus at HIGH Z (Note 1)	3		25		30		30		30	ns
t _{RFF}	Read HIGH to Full Flag HIGH	6,9		35		45		60		60	ns
t _{RHF}	Read HIGH to Half Full-Flag HIGH	5		50		65		80		100	ns
t _{REF}	Read LOW to Empty Flag LOW	4,8		30		45		60		60	ns
Reset Tim	ing										
t _{esc}	Reset Cycle Time	2	50		65		80		100		ns
t _{es}	Reset Pulse Width	2	40		50		65		80		ns
t _{ess}	Reset Setup Time	2	40		50		65		80		ns
t _{esa}	Reset Recovery Time	2	10		15		15		20		ns
t _{EFL}	Reset to Empty Flag LOW	2		50		65		80		100	ns
t _{HFH}	Reset to Half-Full Flag High	2		50		65		80		100	ns
t _{FFH}	Reset to Full Flag HIGH	2		50		65		80		100	ns
Retransm						**********					
t _{erc}	Retransmit Cycle Time	7	50		65		80		100		ns
t _{er}	Retransmit Pulse Width	7	40		50		65		80		ns
t _{RTR}	Retransmit Recovery Time	7	10		15		15		20		ns

Notes: These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



AC TEST CONDITIONS

<u> </u>	
Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



* Includes jig and scope capacitances.

Figure 15. A.C. Test Load

CAPACITANCE ($V_{\infty} = 5.0V$, $T_A = + 25$ °C, f = 1.0 MHz)

Symbol	Parameter (Note 1)	Conditions	Тур.	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V	5	pF
C _{out}	Output capacitance	V _{out} = 0 V	7	рF

Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Am7202A

High Density First-In First-Out (FIFO) 1024x9-Bit CMOS Memory

DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 1024x9 organization
- Cycle times of 25/35/45/65 nanoseconds for Standard products
- Cycle times of 40/65 nanoseconds for APL products
- Asynchronous and simultaneous writes and reads

- Low power consumption
- Status flags full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION


The Am7202A is a RAM-based CMOS FIFO that is 1024 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can input and output data asynchronously and simultaneously at data rates from 0 to 40 MHz for Standard Products and 0 to 25 MHz for APL products. Status flags are provided to signify empty, full and half-

full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7202A are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7202A useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Part Number	Am7202A-15	Am7202A-25	Am7202A-35	Am7202A-50	Am7202A-30	Am7202A-50
Access Time	15 ns	25 ns	35 ns	50 ns	30 ns	50 ns
Maximum Power Supply Current	90 mA	70 mA	60 mA	60 mA	100 mA	90 mA
Operating Frequency	40 MHz	28.5 MHz	22.2 MHz	15.3 MHz	25 MHz	15.3 MHz
Operating Range	Com'l	Com'l	Com'l	Com'l	Mil	Mil

Publication# 15491 Rev. A Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS Top View




Note:

Pin 1 is marked for orientation for plastic packages.

14430-002A

LOGIC SYMBOL



14430-004A

14430-003A


^{*}Pinout identical for both plastic and ceramic DIPs.

ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option (if applicable)

c. Package Type
d. Temperature Range
e. Optional Processing



Valid Co	Valid Combinations								
AM7202A-15	RC, JC								
AM7202A-25									
AM7202A-35	PC, RC, JC								
AM7202A-50									

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released valid combinations.

MILITARY ORDERING INFORMATION APL Products


AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option (If applicable)

C. Device Class

Package Type Lead Finish



Valid Combinations								
AM7202A-30	OVA OUA							
AM7202A-50	/BXA, /BUA							

Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Do-8

Data In (Inputs (9))

These nine pins are the data inputs to the FIFO.

EF

Empty Flag (Output; Active LOW)

The HIGH state of the Empty Flag (EF) indicates that the FIFO contains data to be read. The EF goes LOW when the read pointer is equal to the write pointer, indicating that the device is empty. EF LOW inhibits further Read operations.

The \overline{EF} goes HIGH after the rising edge of Write (\overline{W}) during the first write cycle for an empty FIFO (See Figure 4). The \overline{EF} goes LOW after the falling edge of Read (\overline{R}) during the read cycle which creates the empty condition.

During a Reset cycle, the EF is driven LOW (active).

FF

Full Flag (Output; Active LOW)

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The FF goes LOW when the write pointer is one location less than the read pointer, indicating that the device is full. FF LOW inhibits further Write operations.

The \overline{FF} goes HIGH after the rising edge of Read (\overline{R}) during the first read cycle following a full condition (See Figure 6). The \overline{FF} goes LOW after the falling edge of Write (\overline{W}) during the write cycle which creates the full condition.

During a Reset cycle, the FF is driven HIGH (inactive).

FL/RT

First Load/Retransmit (Input; Active LOW)

This is a dual purpose input, dependent upon whether the FIFO is in Single Device Mode or Depth-Expansion Mode.

This pin acts as a FIRST LOAD (\overline{FL}) pin when in the Depth-Expansion Mode. The device receiving data first will have the \overline{FL} input tied LOW, while the remaining devices will have the \overline{FL} pin tied HIGH. The states of the \overline{FL} and Expansion In (\overline{XI}) pins are used to determine the FIFO's mode of operation, as shown in Tables 1 and 2.

This pin is used as the Retransmit (\overline{RT}) input during Single Device Mode. The device can be instructed to retransmit the previously written data when \overline{RT} is pulsed LOW.

GND

Power Supply, Ground

This pin is the 0 V power supply for the FIFO.

NC

No Connect

These pins are not connected.

Q0-8

Data Out (Outputs (9), Three State)

These nine pins are the data outputs for the FIFO. These pins are in a high impedance state whenever Read (\overline{R}) is HIGH.

R

Read (Input; Active LOW)

The falling edge of Read (\overline{R}) initiates a read cycle, except when the device is empty, as indicated by the Empty Flag (\overline{EF}) being LOW. Valid data appears on the outputs (Q0-8) after the falling edge of \overline{R} . After \overline{R} goes HIGH, the Data Outputs (Q0-8) will return to a high impedance condition.

RS

Reset (Input; Active LOW)

The falling edge of Reset ($\overline{\text{RS}}$) is used to reset the FIFO. During Reset, both the read and write pointers are set to the first location in the FIFO. Since the reset cycle initializes the FIFO to an empty condition, the Empty Flag ($\overline{\text{EF}}$) is driven LOW (active), and both the Half-Full Flag ($\overline{\text{HF}}$) and Full Flag ($\overline{\text{FF}}$) are driven HIGH (inactive).

Vcc

Power Supply

This pin is the +5 V power supply for the FIFO.

$\overline{\mathbf{w}}$

Write (Input; Active LOW)

The falling edge of Write (\overline{W}) initi ties a write cycle, except when the device is full, as indicated by the Full Flag (\overline{F}) being LOW. Data is latched into the FIFO on the rising edge of \overline{W} .

Ϋ́Ι

Expansion In (Input; Active LOW)

Expansion In (\overline{XI}) is grounded to indicate operation in the Single Device or Width-Expansion Modes. In Depth Expansion Mode, the \overline{XI} pin is connected to the Expansion Out (\overline{XO}) pin of the previous device, except for the \overline{XI} pin of the first device which is connected to the \overline{XO} pin of the last FIFO.

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

XO/HF

Expansion Out/Half-Full Flag (Output; Active LOW)

This is a dual purpose output, dependent upon whether the device is in Single Device Mode or Depth Expansion Mode.

This pin operates as an Expansion Out (\overline{XO}) signal during Depth Expansion Mode. In this mode, the \overline{XO} pin is connected to the Expansion Input (\overline{XI}) pin of the following device, except for the \overline{XO} pin of the last device which is connected to the \overline{XI} pin of the first device.



When in Single Device Mode (Expansion In (\overline{XI}) pin grounded) this output operates as a Half-Full Flag (HF). After half the FIFO has been filled, the \overline{HF} will be set LOW at the falling edge of the next Write (\overline{W}) operation. The \overline{HF} will remain LOW until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the FIFO. The \overline{HF} will go

HIGH after the rising edge of \overline{R} during the read operation which eliminates the half-full condition (See Figure 5).

During a Reset cycle, the $\overline{\text{HF}}$ is driven HIGH (inactive).

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

FUNCTIONAL DESCRIPTION

The Am7202A CMOS FIFO is designed around a 1024x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 1023. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.


Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7202A. The write, read, data-in and data-out lines of the Am7202A are connected in parallel, and the Expansion-Out (\overline{XO}) and the Expansion-In (\overline{XI}) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between \overline{XO} and \overline{XI} .

Operational Description

Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\text{XI}}$ and $\overline{\text{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read ($\overline{\text{R}}$) and Write ($\overline{\text{W}}$) signals must be HIGH tass prior to and tasa after the rising edge of Reset ($\overline{\text{RS}}$). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ($\overline{\text{EF}}$) being LOW, active, and both the Half-Full ($\overline{\text{HF}}$) and Full Flag ($\overline{\text{FF}}$) being HIGH, inactive.



Writing Data To The FIFO

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The falling edge of Write (W) initiates a write cycle. (See Figure 3.) Data appearing at inputs Do-Da tos prior to and toH after the rising edge of W will be stored sequentially in the FIFO.

The LOW-to-HIGH transition of the Empty Flag (\overline{EF}) occurs twer after the rising edge of \overline{W} during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag (\overline{HF}) will go LOW tw-F after the falling edge of \overline{W} during the write operation which creates the half-full condition. (See Figure 5.) \overline{HF} will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 513 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag (\overline{FF}) goes LOW tw-F after the falling edge of \overline{W} during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 1024 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO TwpF after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag ($\overline{\mathbb{EF}}$) indicates that the FIFO is ready to output data. The falling edge of Read ($\overline{\mathbb{R}}$) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Qo–QB tA after the falling edge of $\overline{\mathbb{R}}$, and remains until tov after the rising edge of $\overline{\mathbb{R}}$. Qo–QB return to a high-impedance state when $\overline{\mathbb{R}}$ is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH tree after the rising edge of R during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (HF) will go HIGH tree after the rising edge of R during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 512 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of EF occurs tree after the falling edge of R during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed to ns after the rising edge of EF. Read is held active, and cannot be deasserted until TRPE after the rising edge of EF (see Figure 8).

Table 1. Reset and Retransmit Truth Table (Single-Device Configuration/Width-Expansion Mode)

Mode		Inputs		Internal	Outputs			
Mode	RS	FL/RT	Χī	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location zero	Location zero	0	1	1
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	Х	Х	Х

Notes:

- 1. Flags will change to show correct state according to write pointer.
- 2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2. Reset and First Load Truth Table (Depth-Expansion/Compound-Expansion Mode)

Mada		Input	S	interna	Outputs		
Mode	RS	FL/RT	Xī	Read Pointer	Write Pointer	EF	FF
Reset-first device	0	0	XO (Note 1)	Location zero	Location zero	0	1
Reset all other devices	0	1	XO (Note 1)	Location zero	Location zero	0	1
Read/Write	1	X (Note 2)	XO (Note 1)	Increment (Note 3)	Increment (Note 3)	X	×

Notes:

- 1. XI is connected to XO of previous device. See Figure 12.
- 2. Same as during Reset Cycle.
- 3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.






Figure 3. Asynchronous Write and Read Timing

14430-006A



14430-007A

Figure 4. Empty Flag Timing



Note:

Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

14430-008A

Figure 5. Half-Full Flag Timing




Figure 6. Full Flag Timing

6-42 Am7202A



Half-Full Flag

The Half-Full ($\overline{\text{HF}}$) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 513 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 513 words, and Read and Write pulses are applied simultaneously, the HFflag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

HF will always settle to the correct state after the appropriate delay, twiff or triff. This property of the Half-Full Flag is clearly a function of the dynamic relation between W and R. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 1024 or less writes between reset cycles.

The FL/RT is used as the Retransmit (RT) input in Single-Device Mode. The retransmit capability is intended for use when there are 1024 or less writes between reset cycles. RT, an active LOW-going pulse of at least tar in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. R must be HIGH during the retransmit cycle. The first read cycle should not start until tarra after the rising edge of RT. The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO tarc after the falling edge of RT. (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (\overline{XI}) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7202A can be expanded in width to create FIFOs of word widths greater than nine bits. In

Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (twee, twee, twee, tree, tree, and tree) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to \overline{XI} of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 1024, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion

FIFOs of greater width and depth than the Am7202A can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)




14430-010A

Note:

EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at the thickness of the read and write pointers.


Figure 7. Retransmit Timing

14430-011A



Note: (trpe = trpw, trft = tref)

Figure 8. Read Data Flow-Through Mode




Note: (twpf = twpw, twfT = twff)

14430-012A

Figure 9. Write Data Flow-Through Mode

6-44



14430-014A

Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 1,024x18 FIFO




Figure 12. Depth-Expansion to Form 3,072x9 FIFO

Re EFa Qo-Qa Q9-Q17 Q(N-8)-Am7202A Depth Depth Depth D_AO-8 Q₈0-8 R,W,RS Expansion Block Expansion Expansion Block Block System A System B Do-De D₉-D₁₇ Do-Dn Q₄0-8 D₀O-8 D₉-D_N R_A Am7202A HF_A ⊲ \overline{W}_{B} EFA -FF 14191-016A 14430-006A

Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques

Figure 14. Bidirectional FIFO Configuration

14430-015A



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc

-0.5V to +7.0 V

Input Voltage

-0.5V to Vcc +0.5 V

Ambient Temperature with

Power Applied

-55°C to +125°C

Storage Temperature

-55°C to +150°C

Power Dissipation

1.0 W

DC Output Current

50 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)

0°C to 70°C

Supply Voltage, (Vcc)

+4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter		1	m7202A-15 ta = 15 ns		Am7202A-25 ta = 25 ns		02A-35 35 ns	Am7202A-50 ta = 50 ns		
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
İıL	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	μА
lio	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	μА
Vін	Input High Voltage (all inputs except $\overline{\text{XI}}$) (Note 3)	2.0	_	2.0	_	2.0	-	2.0	_	٧
VIL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	8.0	_	0.8	-	8.0	-	8.0	٧
Vihxi	Input High Voltage, XI (Note 3)	3.5	_	3.5	_	3.5	_	3.5	_	٧
Vilxi	Input Low Voltage, XI (Note 3)	_	1.5	_	1.5		1.5	_	1.5	٧
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4		2.4		2.4	-	2.4		٧
Vol	Output Logic "0" Voltage loL = 8 mA	_	0.4	-	0.4	-	0.4	-	0.4	٧
lcc ₁	Average Vcc Power Supply Current (Note 4)	_	90		70	_	60	-	60	mA
lcc2	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH})$ (Note 4)	_	15	_	15	_	15	_	15	mA
lcc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)	_	2		2		2		2	mA

Notes:

- 1. Measurements with GND ≤ V_{IN} ≤ V_{CC}.
- 2. R ≥ VIH, GND ≤ VOUT ≤ VCC.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.

		Am72	02A-15	Am72	02A-25	Am72	02A-35	Am72	02A-50	
Parameter Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lag Timing										
Write Cycle Time	3	25	_	35	_	45	_	65	_	ns
Write Pulse Width	3	15	_	25	_	35	_	50	_	ns
Write Recovery Time	3	10	_	10	_	10	_	15		ns
Data Setup Time	3,9	12	_	15	_	18		30	_	ns
Data Hold Time	3,9	0		0		0	_	5	_	ns
Write LOW to Full Flag LOW	6,9	_	22	_	25	_	30	_	45	ns
Write LOW to Half-Full Flag LOW	5		30	_	35	_	45	_	65	ns
Write HIGH to Empty Flag HIGH	4,8	_	22	_	25	_	30	_	45	ns
Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5		5	_	10		15		ns
lag Timing										
Read Cycle Time	3	25		35	_	45	_	65	_	ns
Access Time	3,4,8,9		15	_	25	_	35	_	50	ns
Read Recovery Time	3	10	_	10	_	10	_	15		ns
Read Pulse Width	3	15	_	25		35		50	_	ns
Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5	_	5	_	5	_	10	-	ns
Data Valid from Read Pulse HIGH	3	5	_	5		5		5		ns
Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3	_	15	_	18	_	20		30	ns
Read HIGH to Full Flag HIGH	6,9	_	22	_	25	_	30	_	45	ns
Read HIGH to Half-Full Flag HIGH	5	_	30	_	35		45	_	65	ns
Read LOW to Empty Flag LOW	4,8		22	_	25	_	30	_	45	ns
ng										
Reset Cycle Time	2	25		35	_	45		65	_	ns
Reset Pulse Width	2	15	-	25	ı	35		50	-	ns
Reset Setup Time	2	15		25	_	35	_	50	_	ns
Reset Recovery Time	2	10		10	_	10	_	15	_	ns
Reset to Empty Flag LOW	2	_	25	-	35	-	45	_	65	ns
Reset to Half-Full Flag High	2	_	25		35	_	45	_	65	ns
Reset to Full Flag HIGH	2	_	25	_	35	_	45		65	ns
Timing										
Retransmit Cycle Time	7	30		35	_	45		65		ns
Retransmit Pulse Width	7	20	_	25	_	35	_	50	_	ns
Retransmit Recovery Time	7	10		10	_	10		15	_	ns
	Write Cycle Time Write Cycle Time Write Pulse Width Write Recovery Time Data Setup Time Data Hold Time Write LOW to Full Flag LOW Write LOW to Half-Full Flag LOW Write HIGH to Empty Flag HIGH Write Pulse HIGH to Data Bus at LOW Z (Note 1) Iag Timing Read Cycle Time Access Time Read Recovery Time Read Pulse Width Read Pulse LOW to Data Bus at LOW Z (Note 1) Data Valid from Read Pulse HIGH Read Pulse HIGH to Data Bus at HIGH Z (Note 1) Read HIGH to Full Flag HIGH Read HIGH to Half-Full Flag HIGH Read LOW to Empty Flag LOW Ing Reset Cycle Time Reset Pulse Width Reset Setup Time Reset Recovery Time Reset to Empty Flag LOW Reset to Half-Full Flag High Reset to Full Flag HIGH Timing Retransmit Cycle Time	Parameter DescriptionFigurestag TimingImage: TimingImage: TimingWrite Cycle Time3Write Pulse Width3Data Setup Time3,9Data Hold Time3,9Write LOW to Full Flag LOW6,9Write LOW to Half-Full Flag LOW5Write HIGH to Empty Flag HIGH4,8Write Pulse HIGH to Data Bus at LOW Z (Note 1)8tag Timing3Read Cycle Time3Access Time3,4,8,9Read Pulse Width3Read Pulse Width3Read Pulse LOW to Data Bus at LOW Z (Note 1)3Data Valid from Read Pulse HIGH3Read Pulse HIGH to Data Bus at HIGH Z (Note 1)3Read HIGH to Full Flag HIGH6,9Read HIGH to Half-Full Flag HIGH5Read LOW to Empty Flag LOW4,8ng1Reset Cycle Time2Reset Pulse Width2Reset Recovery Time2Reset Recovery Time2Reset Recovery Time2Reset to Empty Flag LOW2Reset to Full Flag HIGH2Timing2Retransmit Cycle Time7Retransmit Pulse Width7	Parameter Description Figures Min. Fiag Timing 3 25 Write Pulse Width 3 15 Write Recovery Time 3 10 Data Setup Time 3,9 12 Data Hold Time 3,9 0 Write LOW to Full Flag LOW 6,9 — Write LOW to Half-Full Flag LOW 5 — Write HIGH to Empty Flag HIGH 4,8 — Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 Flag Timing 3 25 Read Cycle Time 3 4,8,9 — Read Recovery Time 3 10 Read Pulse Width 3 15 Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 Data Valid from Read Pulse HIGH 3 5 Read Pulse HIGH to Full Flag HIGH 6,9 — Read HIGH to Half-Full Flag HIGH 5 — Read LOW to Empty Flag LOW 4,8 — Reset Cycle Time 2 25	Parameter Description Figures Min. Max. Figures Min. Max. Figures Min. Max. Figures Min. Max. Min.	Parameter Description Figures Min. Max. Min. M	Parameter Description Figures Min. Max. Min. Min. Max. Min. Max. Min. M	Parameter Description	Parameter Description	Parameter Description	Write Cycle Time

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc

-0.5V to +7.0 V

Input Voltage

-0.5V to Vcc +0.5 V

Ambient Temperature with

Power Applied

-55 to +125°C

Storage Temperature

-65 to +155°C

Power Dissipation

1.0 W

DC Output Current

50 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Miltary (M) Devices*

Case Temperature (Tc)

-55 to 125°C

Supply Voltage, (Vcc)

+4.5V to +5.5 V

Operating ranges define those limits between which the func-

tionality of the device is guaranteed.

*Military product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

DC CHARACTERISTICS over MILITARY operating range unless otherwise specified.

Parameter		Am7202A-30 t _A = 30 ns		Am7202A-50 t _A = 50 ns		
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Unit
lμ	Input Leakage Current (any input) (Note 1)	-10	10	-10	10	μА
Ію	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	μА
ViH	Input High Voltage (all inputs except \overline{XI}) (Note 3)	2.2		2.2	_	٧
VIL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	0.8		0.8	٧
VIHXI	Input High Voltage, XI (Note 3)	3.5	_	3.5		٧
VILXI	Input Low Voltage, XI (Note 3)		1.5		1.5	٧
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4	_	2.4		V
Vol	Output Logic "0" Voltage IoL = 8 mA	_	0.4		0.4	٧
Icc ₁	Average Vcc Power Supply Current (Note 4)	<u> </u>	100		90	mA
Icc2	Average Standby Current (R = W = RS = FL/RT = V _{IH}) (Note 4)	_	15	_	15	mA
Іссз	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)		4	_	4	mA

Notes:

- 1. Measurements with GND ≤ VIN ≤ Vcc.
- 2. R ≥ ViH, GND ≤ Vout ≤ Vcc.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over MILITARY operating range unless otherwise specified.


	Parameter			Am720	2A-30	Am720	02A-50	
twc Write Cycle Time 3 40 — 65 — ns twm Write Pulse Width 3 30 — 50 — ns twn Write Recovery Time 3 10 — 15 — ns tos Data Setup Time 3,9 18 — 30 — ns tob Data Setup Time 3,9 18 — 30 — ns twr Write LOW to Full Flag LOW 6,9 — 30 — 45 ns twr. Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns twr. Write HIGH to Data Bus at LOW Z (Note 1) 4,8 — 30 — 45 ns Read mod Flag Timing 40 — 65 — ns Read and Flag Timing 40 — 65 — ns tax Read Secovery Time 3 40 — 65		Parameter Description	Figures	Min.	Max.	Min.	Max.	Unit
twew Write Pulse Width 3 30 — 50 — ns twn Write Recovery Time 3 10 — 15 — ns tos Data Setup Time 3,9 18 — 30 — ns toH Data Hold Time 3,9 0 — 5 — ns twF Write LOW to Full Flag LOW 6,9 — 30 — 45 ns twF Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns twL Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns twL Write Pulse HIGH to Data Bus at LOW Z (Note 1) 3 40 — 65 ns ns taR Read Recovery Time 3 40 — 65 — ns taR Read Pulse Width 3 30 — 50 — ns taR <td< td=""><td>Write and F</td><td>lag Timing</td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Write and F	lag Timing						
twn Write Recovery Time 3 10 — 15 — ns tos Data Setup Time 3,9 18 — 30 — ns toH Data Hold Time 3,9 0 — 5 — ns twrF Write LOW to Full Flag LOW 6,9 — 30 — 45 ns twrF Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns twrZ Write Pulse HIGH to Data Bus at LOW Z (Note 1) 4 8 5 — 15 — ns twz Write Pulse HIGH to Data Bus at LOW Z (Note 1) 3 40 — 65 ns ns tex Read Oxycle Time 3 40 — 65 — ns tax Access Time 3,48,9 — 30 — 50 ns tax Read Pulse Writh 3 30 — 50 — ns ta	twc	Write Cycle Time	3	40	<u> </u>	65		ns
tos Data Setup Time 3,9 18 — 30 — ns toh Data Hold Time 3,9 0 — 5 — ns twff Write LOW to Half-Full Flag LOW 6,9 — 30 — 45 ns twff Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns twff Write Pulse HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns twz Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns tead and Flag Timing 3 40 — 65 — ns ta Access Time 3,48,9 — 30 — 50 ns ta Access Time 3,48,9 — 30 — 50 — ns taR Read Recovery Time 3 10 — 15 — ns tar Read P	twpw	Write Pulse Width	3	30	_	50	_	ns
IDH Data Hold Time 3,9 0 — 5 — ns IWFF Write LOW to Full Flag LOW 6,9 — 30 — 45 ns IWFF Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns IWFF Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns IWFF Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns IWFF Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns IWFF Write HIGH to End Bus at LOW Z (Note 1) 3 40 — 65 — ns IRR Read Recovery Time 3 10 — 15 — ns IRR Read Recovery Time 3 10 — 15 — ns IRR Read Pulse Width 3 30 — 50 — ns IRR	twn	Write Recovery Time	3	10	_	15	_	ns
twff Write LOW to Full Flag LOW 6,9 — 30 — 45 ns twff Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns twef Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns twz Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns tead and Flag Timing Track Read Cycle Time 3 40 — 65 — ns ta Access Time 3,4,8,9 — 30 — 50 ns ta Access Time 3,4,8,9 — 30 — 50 ns taR Read Recovery Time 3 10 — 15 — ns taR Read Pulse Width 3 30 — 50 — ns tay Read Pulse HIGH to Data Bus at HIGH 3 5 — 5 — ns <tr< td=""><td>tos</td><td>Data Setup Time</td><td>3,9</td><td>18</td><td>_</td><td>30</td><td></td><td>ns</td></tr<>	tos	Data Setup Time	3,9	18	_	30		ns
tw-if Write LOW to Half-Full Flag LOW 5 — 40 — 65 ns twer Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns tw.z Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns Read and Flag Timing Two Read Cycle Time 3 40 — 65 — ns ta Access Time 3,4,8,9 — 30 — 50 ns ta Access Time 3,4,8,9 — 30 — 50 ns taR Read Recovery Time 3 10 — 15 — ns taR Read Pulse Width 3 30 — 50 — ns tave Read Pulse LOW to Data Bus at LOW z (Note 1) 3 5 — 5 — ns tave Read HIGH to Data Bus at HIGH 3 5 — 5 — ns <td>tрн</td> <td>Data Hold Time</td> <td>3,9</td> <td>0</td> <td>_</td> <td>5</td> <td>_</td> <td>ns</td>	tрн	Data Hold Time	3,9	0	_	5	_	ns
twer Write HIGH to Empty Flag HIGH 4,8 — 30 — 45 ns tw.z Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns Read and Flag Timing tac Read Cycle Time 3 40 — 65 — ns tac Read Cycle Time 3 40 — 65 — ns tar Access Time 3,4,8,9 — 30 — 50 ns tar Read Recovery Time 3 10 — 15 — ns tarPw Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tbv Data Valid from Read Pulse HIGH 3 5 — 5 — ns tare Read Pulse HIGH to Data Bus at LOW Z (Note 1) 3 — 20 — 30 — 45 ns tare Read HIGH to Full Flag HIGH 6,9	twff	Write LOW to Full Flag LOW	6,9	_	30	_	45	ns
tw.z Write Pulse HIGH to Data Bus at LOW Z (Note 1) 8 5 — 15 — ns Read and Fiag Timing trc Read Cycle Time 3 40 — 65 — ns ta Access Time 3,4,8,9 — 30 — 50 ns tar Read Recovery Time 3 10 — 15 — ns tar Read Pulse Width 3 30 — 50 — ns tar Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 —	twhe	Write LOW to Half-Full Flag LOW	5	_	40		65	ns
LOW Z (Note 1) Read and Flag Timing Trac Read Cycle Time 3 40 65 ns ta Access Time 3,4,8,9 30 50 ns tan Read Recovery Time 3 10 15 ns tan Read Recovery Time 3 30 50 ns tan Read Pulse Width 3 30 50 ns tan Read Pulse LOW to Data Bus at 10 10 ns tov Data Valid from Read Pulse HIGH 3 5 5 ns tan Read Pulse HIGH to Data Bus at 3 20 30 ns tan Read Pulse HIGH to Data Bus at 3 20 30 ns tan Read Pulse HIGH Read HIGH to Full Flag HIGH 6,9 30 45 ns tan Read LOW to Empty Flag LOW 4,8 30 45 ns tan Read LOW to Empty Flag LOW 4,8 30 45 ns tan Reset Timing Tanson Reset Cycle Time 2 40 65 ns tan Reset Pulse Width 2 30 50 ns tan Reset Recovery Time 2 30 50 ns tan Reset Recovery Time 2 10 15 ns tan Reset Recovery Time 2 10 15 ns tan Reset Descript Flag LOW 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Reset Descript Flag High 2 40 65 ns tan Tan Re	twer	Write HIGH to Empty Flag HIGH	4,8		30		45	ns
trac Read Cycle Time 3 40 — 65 — ns ta Access Time 3,4,8,9 — 30 — 50 ns tract Read Recovery Time 3 10 — 15 — ns tract Read Pulse Width 3 30 — 50 — ns tract Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 — ns text Read Pulse HIGH to Data Bus at HIGH Z (Note 1) 3 — 20 — 30 — ns text Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns text Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns text Reset Timing 2 40 — 65 ms text </td <td>twLz</td> <td></td> <td>8</td> <td>5</td> <td>_</td> <td>15</td> <td></td> <td>ns</td>	twLz		8	5	_	15		ns
ta Access Time 3,4,8,9 — 30 — 50 ns tnR Read Recovery Time 3 10 — 15 — ns tnPW Read Pulse Width 3 30 — 50 — ns tnLZ Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tnHZ Read Pulse HIGH to Data Bus at HIGH Z (Note 1) 3 5 — 5 — ns tnFF Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns tnFF Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns tnFF Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns tnFF Read Pulse HIGH 6,9 — 30 — 45 ns tnFF Read Pulse HIGH 6,9 — 30 — 45 ns t	Read and F	ag Timing						
trial Read Recovery Time 3 10 — 15 — ns tripw Read Pulse Width 3 30 — 50 — ns tripy Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tripy Data Valid from Read Pulse HIGH 3 5 — 5 — ns tripy Read Pulse HIGH to Data Bus at HIGH Z (Note 1) 3 — 20 — 30 ns tripy Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns tripy Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns tripy Read Pulse HIGH 6,9 — 30 — 45 ns tripy Read Pulse HIGH to Data Bus at HIGH 6,9 — 30 — 45 ns tripy Read Pulse HIGH 6,9 — 30 — 45 ns			3	40	_	65		ns
thrw Read Pulse Width 3 30 — 50 — ns thlz Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tov Data Valid from Read Pulse HIGH 3 5 — 5 — ns thlz Read Pulse HIGH to Data Bus at HIGH Z (Note 1) 3 — 20 — 30 ns thlf Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns thlf Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns thlf Read LOW to Empty Flag LOW 4,8 — 30 — 45 ns teset Timing 1 2 40 — 65 ns ns tass Reset Cycle Time 2 40 — 65 — ns tass Reset Setup Time 2 30 — 50 — ns <th< td=""><td>ta</td><td>Access Time</td><td>3,4,8,9</td><td></td><td>30</td><td></td><td>50</td><td>ns</td></th<>	ta	Access Time	3,4,8,9		30		50	ns
tRLZ Read Pulse LOW to Data Bus at LOW Z (Note 1) 3 5 — 10 — ns tDV Data Valid from Read Pulse HIGH 3 5 — 5 — ns tRHZ Read Pulse HIGH to Data Bus at HIGH to Data Bus at HIGH Z (Note 1) 3 — 20 — 30 ns tRFF Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns tRFF Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns tRFF Read LOW to Empty Flag LOW 4,8 — 30 — 45 ns tRSC Reset Cycle Time 2 40 — 65 ns tRS Reset Cycle Time 2 30 — 50 — ns tRS Reset Pulse Width 2 30 — 50 — ns tRS Reset Recovery Time 2 10 — 15 — ns	trr	Read Recovery Time	3	10		15		ns
LOW Z (Note 1) 10v Data Valid from Read Pulse HIGH 3 5 5 ns 1 1 1 1 1 1 1 1 1	trpw	Read Pulse Width	3	30		50		ns
trans Read Pulse HIGH to Data Bus at HIGH Z (Note 1) 3 — 20 — 30 ns trans Read HIGH to Full Flag HIGH 6,9 — 30 — 45 ns trans Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns trans Read LOW to Empty Flag LOW 4,8 — 30 — 45 ns trans Reset Cycle Time 2 40 — 65 — ns trans Reset Pulse Width 2 30 — 50 — ns trans Reset Setup Time 2 30 — 50 — ns trans Reset Recovery Time 2 10 — 15 — ns tefl Reset to Empty Flag LOW 2 — 40 — 65 ns thfH Reset to Full Flag High 2 — 40 — 65 ns tref </td <td>trlz</td> <td></td> <td>3</td> <td>5</td> <td></td> <td>10</td> <td></td> <td>ns</td>	trlz		3	5		10		ns
HIGH Z (Note 1)	tov	Data Valid from Read Pulse HIGH	3	5	_	5	_	ns
triff Read HIGH to Half-Full Flag HIGH 5 — 40 — 65 ns tree Read LOW to Empty Flag LOW 4,8 — 30 — 45 ns Reset Timing trsc Reset Cycle Time 2 40 — 65 — ns trs Reset Pulse Width 2 30 — 50 — ns trss Reset Setup Time 2 30 — 50 — ns trs Reset Recovery Time 2 10 — 15 — ns ter Reset to Empty Flag LOW 2 — 40 — 65 ns trr Reset to Full Flag High 2 — 40 — 65 ns Retransmit Timing trr Retransmit Cycle Time 7 40 — 65 — ns trr Retransmit Pulse Width 7 30 — 50	t RHZ		3	_	20	_	30	ns
tree Read LOW to Empty Flag LOW 4,8 — 30 — 45 ns Reset Timing trsc Reset Cycle Time 2 40 — 65 — ns trss Reset Pulse Width 2 30 — 50 — ns trss Reset Setup Time 2 30 — 50 — ns trsr Reset Recovery Time 2 10 — 15 — ns terl Reset to Empty Flag LOW 2 — 40 — 65 ns thr Reset to Full Flag High 2 — 40 — 65 ns Retransmit Timing trc Retransmit Cycle Time 7 40 — 65 — ns trc Retransmit Pulse Width 7 30 — 50 — ns	trff	Read HIGH to Full Flag HIGH	6,9	_	30		45	ns
Reset Timing trsc Reset Cycle Time 2 40 — 65 — ns trs Reset Pulse Width 2 30 — 50 — ns trss Reset Setup Time 2 30 — 50 — ns trsr Reset Recovery Time 2 10 — 15 — ns terl Reset to Empty Flag LOW 2 — 40 — 65 ns thr Reset to Half-Full Flag High 2 — 40 — 65 ns trr Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing trr Retransmit Cycle Time 7 40 — 65 — ns trr Retransmit Pulse Width 7 30 — 50 — ns	trhf	Read HIGH to Half-Full Flag HIGH	5		40		65	ns
trsc Reset Cycle Time 2 40 — 65 — ns trs Reset Pulse Width 2 30 — 50 — ns trss Reset Setup Time 2 30 — 50 — ns trsr Reset Recovery Time 2 10 — 15 — ns terl Reset to Empty Flag LOW 2 — 40 — 65 ns thr Reset to Half-Full Flag High 2 — 40 — 65 ns tfr Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing tr Retransmit Cycle Time 7 40 — 65 — ns tr Retransmit Pulse Width 7 30 — 50 — ns	tref	Read LOW to Empty Flag LOW	4,8	·	30	_	45	ns
trss Reset Pulse Width 2 30 — 50 — ns trss Reset Setup Time 2 30 — 50 — ns trsr Reset Recovery Time 2 10 — 15 — ns tefl Reset to Empty Flag LOW 2 — 40 — 65 ns thr Reset to Half-Full Flag High 2 — 40 — 65 ns tfr Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing tr Retransmit Cycle Time 7 40 — 65 — ns tr Retransmit Pulse Width 7 30 — 50 — ns	Reset Timin	g						
trss Reset Setup Time 2 30 — 50 — ns trsr Reset Recovery Time 2 10 — 15 — ns terl Reset to Empty Flag LOW 2 — 40 — 65 ns thr Reset to Half-Full Flag High 2 — 40 — 65 ns Retransmit Timing trr Retransmit Cycle Time 7 40 — 65 — ns trr Retransmit Pulse Width 7 30 — 50 — ns	trsc	Reset Cycle Time	2	40	_	65	_	ns
trsn Reset Recovery Time 2 10 — 15 — ns tefl Reset to Empty Flag LOW 2 — 40 — 65 ns thfh Reset to Half-Full Flag High 2 — 40 — 65 ns tffh Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing trc Retransmit Cycle Time 7 40 — 65 — ns tr Retransmit Pulse Width 7 30 — 50 — ns	trs	Reset Pulse Width	2	30		50		ns
tefl Reset to Empty Flag LOW 2 — 40 — 65 ns then Reset to Half-Full Flag High 2 — 40 — 65 ns tffh Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing tric Retransmit Cycle Time 7 40 — 65 — ns tri Retransmit Pulse Width 7 30 — 50 — ns	trss	Reset Setup Time	2	30	_	50		ns
thfH Reset to Half-Full Flag High 2 — 40 — 65 ns tffH Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing trt Retransmit Cycle Time 7 40 — 65 — ns trt Retransmit Pulse Width 7 30 — 50 — ns	trsr	Reset Recovery Time	2	10	1	15	_	ns
tffh Reset to Full Flag HIGH 2 — 40 — 65 ns Retransmit Timing tric Retransmit Cycle Time 7 40 — 65 — ns tri Retransmit Pulse Width 7 30 — 50 — ns	t EFL	Reset to Empty Flag LOW	2		40		65	ns
Retransmit Timing trrc Retransmit Cycle Time 7 40 — 65 — ns trr Retransmit Pulse Width 7 30 — 50 — ns	thfh	Reset to Half-Full Flag High	2		40	_	65	ns
tric Retransmit Cycle Time 7 40 — 65 — ns tri Retransmit Pulse Width 7 30 — 50 — ns	t FFH	Reset to Full Flag HIGH	2		40	_	65	ns
tri Retransmit Pulse Width 7 30 — 50 — ns	Retransmit '	Timing						
	trtc	Retransmit Cycle Time	7	40	_	65		ns
terre Retransmit Recovery Time 7 10 — 15 — ns	t RT	Retransmit Pulse Width	7	30		50	_	ns
	trtr	Retransmit Recovery Time	7	10	_	15	_	ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



14430-016A

Figure 15. AC Test Load

CAPACITANCE ($V_{\infty} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, f = 1.0 MHz)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Unit
Cin	Input capacitance	VIN = 0 V	5	pF
Соит	Output capacitance	Vout = 0 V	7	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{*} Includes jig and scope capacitances.



Devices

Am7203A

High Density First-In First-Out (FIFO) 2048x9-Bit CMOS Memory

DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 2048x9 organization
- Cycle times of 25/35/45/65 nanoseconds for Standard products
- Cycle times of 40/65 nanoseconds for APL products
- Asynchronous and simultaneous writes and reads

- **■** Low power consumption
- Status flags full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION

The Am7203A is a RAM-based CMOS FIFO that is 2048 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can input and output data asynchronously and simultaneously at data rates from 0 to 40 MHz for Standard Products and 0 to 25 MHz for APL products. Status flags are provided to signify empty, full and half-

full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7203A are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7203A useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM





Figure 1.

PRODUCT SELECTOR GUIDE

Part Number	Am7203A-15	Am7203A-25	Am7203A-35	Am7203A-50	Am7203A-30	Am7203A-50
Access Time	15 ns	25 ns	35 ns	50 ns	30 ns	50 ns
Maximum Power Supply Current	90 mA	70 mA	60 mA	60 mA	100 mA	90 mA
Operating Frequency	40 MHz	28.5 MHz	22.2 MHz	15.3 MHz	25 MHz	15.3 MHz
Operating Range	Com'l	Com'l	Com'l	Com'l	Mil	Mil

Publication# 15492 Rev. A Amendment/0 Issue Date: Merch 1991

CONNECTION DIAGRAMS Top View




14430-002A 14430-003A

Note:

Pin 1 is marked for orientation for plastic packages.

LOGIC SYMBOL



14430-004A

^{*}Pinout identical for both plastic and ceramic DIPs.



ORDERING INFORMATION Standard Products


AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option (If applicable)

c. Package Type
d. Temperature Range

- e. Optional Processing



Valid Co	Valid Combinations						
AM7203A-15 RC, JC							
AM7203A-25							
AM7203A-35	PC, RC, JC						
AM7203A-50							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released valid combinations.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number a. Device Number
b. Speed Option (if applicable)
c. Device Class
d. Package Type
e. Lead Finish



Valid Combinations							
AM7203A-30	OVA OUA						
AM7203A-50	/BXA, /BUA						

Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION

Do-8

Data In (Inputs (9))

These nine pins are the data inputs to the FIFO.

EF

Empty Flag (Output; Active LOW)

The HIGH state of the Empty Flag (EF) indicates that the FIFO contains data to be read. The EF goes LOW when the read pointer is equal to the write pointer, indicating that the device is empty. EF LOW inhibits further Read operations.

The \overline{EF} goes HIGH after the rising edge of Write (\overline{W}) during the first write cycle for an empty FIFO (See Figure 4). The \overline{EF} goes LOW after the falling edge of Read (\overline{R}) during the read cycle which creates the empty condition.

During a Reset cycle, the EF is driven LOW (active).

FF

Full Flag (Output; Active LOW)

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The FF goes LOW when the write pointer is one location less than the read pointer, indicating that the device is full. FF LOW inhibits further Write operations.

The \overline{FF} goes HIGH after the rising edge of Read (\overline{R}) during the first read cycle following a full condition (See Figure 6). The \overline{FF} goes LOW after the falling edge of Write (\overline{W}) during the write cycle which creates the full condition.

During a Reset cycle, the FF is driven HIGH (inactive).

FL/RT

First Load/Retransmit (Input; Active LOW)

This is a dual purpose input, dependent upon whether the FIFO is in Single Device Mode or Depth-Expansion Mode.

This pin acts as a FIRST LOAD (FL) pin when in the Depth-Expansion Mode. The device receiving data first will have the FL input tied LOW, while the remaining devices will have the FL pin tied HIGH. The states of the FL and Expansion In (XI) pins are used to determine the FIFO's mode of operation, as shown in Tables 1 and 2.

This pin is used as the Retransmit (\overline{RT}) input during Single Device Mode. The device can be instructed to retransmit the previously written data when \overline{RT} is pulsed LOW.

GND

Power Supply, Ground

This pin is the 0 V power supply for the FIFO.

NC

No Connect

These pins are not connected.

Q0-8

Data Out (Outputs (9), Three State)

These nine pins are the data outputs for the FIFO. These pins are in a high impedance state whenever Read (R) is HIGH.

R

Read (Input; Active LOW)

The falling edge of Read (\overline{R}) initiates a read cycle, except when the device is empty, as indicated by the Empty Flag (\overline{EF}) being LOW. Valid data appears on the outputs (Qo-8) after the falling edge of \overline{R} . After \overline{R} goes HIGH, the Data Outputs (Qo-8) will return to a high impedance condition.

RS

Reset (Input; Active LOW)

The falling edge of Reset (\overline{RS}) is used to reset the FIFO. During Reset, both the read and write pointers are set to the first location in the FIFO. Since the reset cycle initializes the FIFO to an empty condition, the Empty Flag (\overline{EF}) is driven LOW (active), and both the Half-Full Flag (\overline{HF}) and Full Flag (\overline{FF}) are driven HIGH (inactive).

Vcc

Power Supply

This pin is the +5 V power supply for the FIFO.

$\overline{\mathbf{w}}$

Write (Input: Active LOW)

The falling edge of Write (\overline{W}) initiates a write cycle, except when the device is full, as indicated by the Full Flag (\overline{FF}) being LOW. Data is latched into the FIFO on the rising edge of \overline{W} .

\overline{XI}

Expansion In (Input; Active LOW)

Expansion In (\overline{XI}) is grounded to indicate operation in the Single Device or Width-Expansion Modes. In Depth Expansion Mode, the \overline{XI} pin is connected to the Expansion Out (\overline{XO}) pin of the previous device, except for the \overline{XI} pin of the first device which is connected to the \overline{XO} pin of the last FIFO.

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

XO/HF

Expansion Out/Half-Full Flag (Output; Active LOW)

This is a dual purpose output, dependent upon whether the device is in Single Device Mode or Depth Expansion Mode.

This pin operates as an Expansion Out (\overline{XO}) signal during Depth Expansion Mode. In this mode, the \overline{XO} pin is connected to the Expansion Input (\overline{XI}) pin of the following device, except for the \overline{XO} pin of the last device which is connected to the \overline{XI} pin of the first device.

When in Single Device Mode (Expansion In (\overline{M}) pin grounded) this output operates as a Half-Full Flag (HF). After half the FIFO has been filled, the \overline{HF} will be set LOW at the falling edge of the next Write (\overline{W}) operation. The \overline{HF} will remain LOW until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the FIFO. The \overline{HF} will go

HIGH after the rising edge of \overline{R} during the read operation which eliminates the half-full condition (See Figure 5).

During a Reset cycle, the HF is driven HIGH (inactive).

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

FUNCTIONAL DESCRIPTION

The Am7203A CMOS FIFO is designed around a 2048x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 2047. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.


Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7203A. The write, read, data-in and data-out lines of the Am7203A are connected in parallel, and the Expansion-Out (\overline{XO}) and the Expansion-In (\overline{XI}) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the handshake between \overline{XO} and \overline{XI} .

Operational Description Resetting The FIFO

Full Flag (FF) being HIGH, inactive.

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{X}I$ and $\overline{F}L$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read (\overline{R}) and Write (\overline{W}) signals must be HIGH that prior to and than after the rising edge of Reset $(\overline{R}S)$. The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag $(\overline{E}F)$ being LOW, active, and both the Half-Full $(\overline{H}F)$ and



Writing Data To The FIFO

The HIGH state of the Full Flag (\overline{FF}) indicates that the FIFO is capable of accepting data. The falling edge of Write (\overline{W}) initiates a write cycle. (See Figure 3.) Data appearing at inputs Do-Da tos prior to and toh after the rising edge of \overline{W} will be stored sequentially in the FIFO.

The LOW-to-HIGH transition of the Empty Flag (\overline{EF}) occurs twer after the rising edge of \overline{W} during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag (\overline{HF}) will go LOW twiff after the falling edge of \overline{W} during the write operation which creates the half-full condition. (See Figure 5.) \overline{HF} will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 1025 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag (\overline{FF}) goes LOW twff after the falling edge of \overline{W} during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 2048 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO TwpF after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag (\overline{EF}) indicates that the FIFO is ready to output data. The falling edge of Read (\overline{R}) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Qo-Q8 ta after the falling edge of \overline{R} , and remains until tov after the rising edge of \overline{R} . Qo-Q8 return to a high-impedance state when \overline{R} is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH there after the rising edge of \$\overline{R}\$ during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (\$\overline{HF}\$) will go HIGH there after the rising edge of \$\overline{R}\$ during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 1024 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of \$\overline{EF}\$ occurs the fatter the falling edge of \$\overline{R}\$ during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed to ns after the rising edge of EF. Read is held active, and cannot be deasserted until Tape after the rising edge of EF (see Figure 8).

Table 1. Reset and Retransmit Truth Table (Single-Device Configuration/Width-Expansion Mode)

Mada	Inputs			Internal	Outputs				
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	EF	FF	HF	
Reset	0	Х	0	Location zero	Location zero	0	1	1	
Retransmit	1	0	0	Location zero Unchanged (I		X (Note 1)	X (Note 1)	X (Note 1)	
Read/Write	1	1	0	increment (Note 2)	Increment (Note 2)	Х	Х	Х	

Notes:


- 1. Flags will change to show correct state according to write pointer.
- 2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2. Reset and First Load Truth Table (Depth-Expansion/Compound-Expansion Mode)

Mode Reset-first device	Inputs			Interna	Outputs		
	RS	FL/RT	Χī	Read Pointer	Write Pointer	EF	FF
Reset-first device	0	0	XO (Note 1)	Location zero	Location zero	0	1
Reset all other devices	0	1	XO (Note 1)	Location zero	Location zero	0	1
Read/Write	1	X (Note 2)	XO (Note 1)	Increment (Note 3)	Increment (Note 3)	X	Х

Notes:

- 1. XI is connected to XO of previous device. See Figure 12.
- 2. Same as during Reset Cycle.
- 3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.



.

Figure 3. Asynchronous Write and Read Timing





Figure 4. Empty Flag Timing

14430-007A



Note:

Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

14430-008A




Figure 5. Half-Full Flag Timing

Figure 6. Full Flag Timing

14430-009A

Half-Full Flag

The Half-Full (\overline{HF}) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 1025 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 1025 words, and Read and Write pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

HF will always settle to the correct state after the appropriate delay, twhe or tripe. This property of the Half-Full Flag is clearly a function of the dynamic relation between W and R. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 2048 or less writes between reset cycles.

The $\overline{FL/RT}$ is used as the Retransmit (\overline{RT}) input in Single-Device Mode. The retransmit capability is intended for use when there are 2048 or less writes between reset cycles. \overline{RT} , an active LOW-going pulse of at least trT in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. \overline{R} must be HIGH during the retransmit cycle. The first read cycle should not start until trTR after the rising edge of \overline{RT} . The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO trTC after the falling edge of \overline{RT} . (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (\overline{XI}) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7203A can be expanded in width to create FIFOs of word widths greater than nine bits. In

Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (twee, twee, twee, tree, tree, and tree) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to \overline{XI} of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 2048, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion

FIFOs of greater width and depth than the Am7203A can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)




14430-010A

Note:


EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at tRTC.

Figure 7. Retransmit Timing



Note: (trpe = trpw, trft = tref)

Figure 8. Read Data Flow-Through Mode



Note: (twpf = twpw, twfT = twff)

14430-012A

14430-011A

Figure 9. Write Data Flow-Through Mode

14430-015A




Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 2048x18 FIFO




Figure 12. Depth-Expansion to Form 6,144x9 FIFO




Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques

Figure 14. Bidirectional FIFO Configuration

6-62 Am7203A



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc -0.5V to +7.0 V

Input Voltage -0.5V to Vcc +0.5 V

Ambient Temperature with

Power Applied -55°C to +125°C

Storage Temperature -55°C to +150°C

Power Dissipation 1.0 W

DC Output Current 50 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to 70°C Supply Voltage, (Vcc) +4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter		Am7203A-15 Am7203A-25 Am7203A-35 A ta = 15 ns			1	03A-50 50 ns				
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ÍIL	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	μΑ
lio	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	μА
Vін	Input High Voltage (all inputs except \overline{XI}) (Note 3)	2.0	_	2.0		2.0		2.0	1	٧
ViL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	8.0		8.0	_	8.0	_	0.8	٧
VIHXI	Input High Voltage, XI (Note 3)	3.5	_	3.5	_	3.5	_	3.5		٧
VILXI	Input Low Voltage, XI (Note 3)		1.5	_	1.5	ı	1.5	_	1.5	٧
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4		2.4		2.4	-	2.4	_	٧
Vol	Output Logic "0" Voltage IoL = 8 mA	_	0.4	_	0.4	-	0.4	_	0.4	>
lcc ₁	Average Vcc Power Supply Current (Note 4)		90	_	70	-	60	_	60	mA
lcc2	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{iH})$ (Note 4)		15		15	_	15	_	15	mA
lcc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)	_	2	_	2	-	2	_	2	mA

Notes:

- 1. Measurements with GND ≤ VIN ≤ Vcc.
- 2. R ≥ VIH, GND ≤ VOUT ≤ VCC.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.

Parameter			Am72	03A-15					Am72	03A-50	
Symbol	Parameter Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write and F	Flag Timing										
twc	Write Cycle Time	3	25	1	35	_	45	_	65	1	ns
twpw	Write Pulse Width	3	15	_	25	_	35	-	50	_	ns
twn	Write Recovery Time	3	10	_	10		10		15	_	ns
tos	Data Setup Time	3,9	12	_	15	_	18	-	30	_	ns
tон	Data Hold Time	3,9	0	1	0	_	0	-	5	_	ns
twff	Write LOW to Full Flag LOW	6,9	_	22	_	25	_	30	_	45	ns
twhF	Write LOW to Half-Full Flag LOW	5	_	30	_	35	_	45		65	ns
twer	Write HIGH to Empty Flag HIGH	4,8	-	22	_	25	_	30	_	45	ns
tw.z	Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5	_	5	_	10	_	15	_	ns
Read and F	lag Timing										
trc	Read Cycle Time	3	25	_	35	_	45		65		ns
ta	Access Time	3,4,8,9	_	15		25		35	_	50	ns
tar	Read Recovery Time	3	10	_	10		10		15	_	ns
trpw	Read Pulse Width	3	15	_	25	_	35	_	50	_	ns
trlz	Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5		5	_	5		10	_	ns
tov	Data Valid from Read Pulse HIGH	3	5		5	_	5	_	5		ns
trhz	Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3	_	15	_	18		20	_	30	ns
trff	Read HIGH to Full Flag HIGH	6,9	_	22	_	25	_	30	_	45	ns
trhf	Read HIGH to Half-Full Flag HIGH	5	-	30	-	35	_	45	_	65	ns
tref	Read LOW to Empty Flag LOW	4,8	_	22	_	25	_	30	_	45	ns
Reset Timi	ng										
trsc	Reset Cycle Time	2	25	_	35	_	45	-	65	_	ns
trs	Reset Pulse Width	2	15	_	25	_	35	_	50		ns
trss	Reset Setup Time	2	15	_	25	_	35		50	_	ns
trsr	Reset Recovery Time	2	10		10	_	10	_	15	_	ns
tefl	Reset to Empty Flag LOW	2	_	25	_	35	_	45	_	65	ns
then	Reset to Half-Full Flag High	2		25	_	35	_	45	_	65	ns
tғғн	Reset to Full Flag HIGH	2	_	25	_	35	_	45	<u> </u>	65	ns
Retransmit	Timing										
trrc	Retransmit Cycle Time	7	30		35	_	45		65	_	ns
trt	Retransmit Pulse Width	7	20	_	25	_	35		50	_	ns
tere	Retransmit Recovery Time	7	10		10		10		15	_	ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc -0.5V to +7.0 V

Input Voltage -0.5V to Vcc +0.5 V

Ambient Temperature with

DC Output Current

Power Applied -55 to +125°C

Storage Temperature -65 to +155°C

Power Dissipation 1.0 W

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maxi-

mum ratings for extended periods may affect device reliability.

OPERATING RANGES

Miltary (M) Devices*

Case Temperature (Tc) -55 to 125°C Supply Voltage, (Vcc) +4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

DC CHARACTERISTICS over MILITARY operating range unless otherwise specified.

50 mA

Parameter			03A-30 30 ns	Am72		
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Unit
lıL	Input Leakage Current (any input) (Note 1)	-10	10	-10	10	μА
lio	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	μА
ViH	Input High Voltage (all inputs except XI) (Note 3)	2.2	_	2.2	_	V
VIL	Input Low Voltage (all inputs except $\overline{\overline{\mathbf{X}}}$) (Note 3)	-	0.8	_	8.0	٧
Vihxi	Input High Voltage, XI (Note 3)	3.5		3.5	_	V
Vilxi	Input Low Voltage, XI (Note 3)	_	1.5	_	1.5	V
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4		2.4	_	V
Vol	Output Logic "0" Voltage IoL = 8 mA	_	0.4	_	0.4	V
lcc1	Average Vcc Power Supply Current (Note 4)	_	100	_	90	mA
lcc2	Average Standby Current (R = W = RS = FL/RT = V _{IH}) (Note 4)	_	15	_	15	mA
lcc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)	_	4	_	4	mA

Notes:

- 1. Measurements with GND ≤ V_{IN} ≤ V_{CC}.
- 2. Fi≥ ViH, GND ≤ Vout ≤ Vcc.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over MILITARY operating range unless otherwise specified.


Parameter			Am720	3A-30	Am720	03A-50	
Symbol	Parameter Description	Figures	Min.	Max.	Min.	Max.	Unit
Write and F	lag Timing						
twc	Write Cycle Time	3	40	_	65	_	ns
twpw	Write Pulse Width	3	30	_	50	_	ns
twn	Write Recovery Time	3	10		15	_	ns
tos	Data Setup Time	3,9	18	_	30	_	ns
tрн	Data Hold Time	3,9	0	_	5	_	ns
twff	Write LOW to Full Flag LOW	6,9	_	30	_	45	ns
twhf	Write LOW to Half-Full Flag LOW	5	_	40		65	ns
twer	Write HIGH to Empty Flag HIGH	4,8		30	_	45	ns
tw.z	Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5	_	15	-	ns
Read and F	lag Timing						
tric	Read Cycle Time	3	40	_	65	_	ns
ta	Access Time	3,4,8,9	_	30	_	50	ns
trr	Read Recovery Time	3	10	_	15		ns
trpw	Read Pulse Width	3	30	_	50	_	ns
trlz	Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5	_	10	_	ns
tov	Data Valid from Read Pulse HIGH	3	5		5	_	ns
trhz	Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3	_	20	_	30	ns
tref	Read HIGH to Full Flag HIGH	6,9		30		45	ns
trhf	Read HIGH to Half-Full Flag HIGH	5	_	40	_	65	ns
tref	Read LOW to Empty Flag LOW	4,8	_	30	_	45	ns
Reset Timin	g						
trsc	Reset Cycle Time	2	40		65		ns
trs	Reset Pulse Width	2	30		50		ns
trss	Reset Setup Time	2	30	_	50	_	ns
trsr	Reset Recovery Time	2	10	_	15	_	ns
t EFL	Reset to Empty Flag LOW	2	_	40	_	65	ns
thfh	Reset to Half-Full Flag High	2	_	40		65	ns
tffH	Reset to Full Flag HIGH	2	_	40	_	65	ns
Retransmit	Timing						
trrc	Retransmit Cycle Time	7	40	_	65		ns
trr	Retransmit Pulse Width	7	30	-	50	_	ns
trtr	Retransmit Recovery Time	7	10	_	15	_	ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



14430-016A

Figure 15. AC Test Load

CAPACITANCE ($V_{cc} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, f = 1.0 MHz)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Unit
Cin	Input capacitance	V _{IN} = 0 V	5	рF
Соит	Output capacitance	Vout = 0 V	7	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{*} Includes jig and scope capacitances.



Am7204A

High Density First-In First-Out (FIFO) 4096x9-Bit CMOS Memory

DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 4096x9 organization
- Cycle times of 25/35/45/65 nanoseconds for Standard products
- Cycle times of 40/65 nanoseconds for APL products
- Asynchronous and simultaneous writes and reads

- Low power consumption
- Status flags full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION


The Am7204A is a RAM-based CMOS FIFO that is 4096 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can input and output data asynchronously and simultaneously at data rates from 0 to 40 MHz for Standard Products and 0 to 25 MHz for APL products. Status flags are provided to signify empty, full and half-

full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7204A are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7204A useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM





PRODUCT SELECTOR GUIDE

Part Number	Am7204A-15	Am7204A-25	Am7204A-35	Am7204A-50	Am7204A-30	Am7204A-50
Access Time	15 ns	25 ns	35 ns	50 ns	30 ns	50 ns
Maximum Power Supply Current	90 mA	70 mA	60 mA	60 mA	100 mA	90 mA
Operating Frequency	40 MHz	28.5 MHz	22.2 MHz	15.3 MHz	25 MHz	15.3 MHz
Operating Range	Com'l	Com'l	Com'l	Com'l	Mil	Mil

Publication# 14430 Rev. B Amendment/0 Issue Date: March 1991

CONNECTION DIAGRAMS Top View






14430-002A

14430-003A

Note:

Pin 1 is marked for orientation for plastic packages.

LOGIC SYMBOL



14430-004A

^{*}Pinout identical for both plastic and ceramic DIPs.


ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option (if applicable)

c. Package Type d. Temperature Range

e. Optional Processing



Valid Co	Valid Combinations							
AM7204A-15 RC, JC								
AM7204A-25								
AM7204A-35	PC, RC, JC							
AM7204A-50								

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released valid combinations.




MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- a. Device number
 b. Speed Option (if applicable)
 c. Device Class
 d. Package Type
 e. Lead Finish



Valid Combinations						
AM7204A-30	OVA OUA					
AM7204A-50	/BXA, /BUA					

Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Do-8

Data In (Inputs (9))

These nine pins are the data inputs to the FIFO.

FF

Empty Flag (Output; Active LOW)

The HIGH state of the Empty Flag (EF) indicates that the FIFO contains data to be read. The EF goes LOW when the read pointer is equal to the write pointer, indicating that the device is empty. EF LOW inhibits further Read operations.

The $\overline{\text{EF}}$ goes HIGH after the rising edge of Write ($\overline{\text{W}}$) during the first write cycle for an empty FIFO (See Figure 4). The $\overline{\text{EF}}$ goes LOW after the falling edge of Read ($\overline{\text{R}}$) during the read cycle which creates the empty condition.

During a Reset cycle, the EF is driven LOW (active).

FF

Full Flag (Output; Active LOW)

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The FF goes LOW when the write pointer is one location less than the read pointer, indicating that the device is full. FF LOW inhibits further Write operations.

The \overline{FF} goes HIGH after the rising edge of Read (\overline{R}) during the first read cycle following a full condition (See Figure 6). The \overline{FF} goes LOW after the falling edge of Write (\overline{W}) during the write cycle which creates the full condition.

During a Reset cycle, the FF is driven HIGH (inactive).

FL/RT

First Load/Retransmit (Input; Active LOW)

This is a dual purpose input, dependent upon whether the FIFO is in Single Device Mode or Depth-Expansion Mode.

This pin acts as a FIRST LOAD (\overline{FL}) pin when in the Depth-Expansion Mode. The device receiving data first will have the \overline{FL} input tied LOW, while the remaining devices will have the \overline{FL} pin tied HIGH. The states of the \overline{FL} and Expansion In (\overline{XI}) pins are used to determine the FIFO's mode of operation, as shown in Tables 1 and 2.

This pin is used as the Retransmit (\overline{RT}) input during Single Device Mode. The device can be instructed to retransmit the previously written data when \overline{RT} is pulsed LOW.

GND

Power Supply, Ground

This pin is the 0 V power supply for the FIFO.

NC

No Connect

These pins are not connected.

Q0-8

Data Out (Outputs (9), Three State)

These nine pins are the data outputs for the FIFO. These pins are in a high impedance state whenever Read (\overline{R}) is HIGH.

Ē

Read (Input; Active LOW)

The falling edge of Read (\overline{R}) initiates a read cycle, except when the device is empty, as indicated by the Empty Flag (\overline{EF}) being LOW. Valid data appears on the outputs (Q0-8) after the falling edge of \overline{R} . After \overline{R} goes HIGH, the Data Outputs (Q0-8) will return to a high impedance condition.

RS

Reset (Input; Active LOW)

The falling edge of Reset (\overline{RS}) is used to reset the FIFO. During Reset, both the read and write pointers are set to the first location in the FIFO. Since the reset cycle initializes the FIFO to an empty condition, the Empty Flag (\overline{EF}) is driven LOW (active), and both the Half-Full Flag (HF) and Full Flag (\overline{FF}) are driven HIGH (inactive).

V.

Power Supply

This pin is the +5 V power supply for the FIFO.

W

Write (Input; Active LOW)

The falling edge of Write (\overline{W}) initiates a write cycle, except when the device is full, as indicated by the Full Flag (\overline{FF}) being LOW. Data is latched into the FIFO on the rising edge of \overline{W} .

XI

Expansion in (input; Active LOW)

Expansion In (\overline{XI}) is grounded to indicate operation in the Single Device or Width-Expansion Modes. In Depth Expansion Mode, the \overline{XI} pin is connected to the Expansion Out (\overline{XO}) pin of the previous device, except for the \overline{XI} pin of the first device which is connected to the \overline{XO} pin of the last FIFO.

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

XO/HF

Expansion Out/Half-Full Flag (Output; Active LOW)

This is a dual purpose output, dependent upon whether the device is in Single Device Mode or Depth Expansion Mode.

This pin operates as an Expansion Out (\overline{XO}) signal during Depth Expansion Mode. In this mode, the \overline{XO} pin is connected to the Expansion Input (\overline{XI}) pin of the following device, except for the \overline{XO} pin of the last device which is connected to the \overline{XI} pin of the first device.



When in Single Device Mode (Expansion In (\overline{XI}) pin grounded) this output operates as a Half-Full Flag (HF). After half the FIFO has been filled, the \overline{HF} will be set LOW at the falling edge of the next Write (\overline{W}) operation. The \overline{HF} will remain LOW until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the FIFO. The \overline{HF} will go

HIGH after the rising edge of \overline{R} during the read operation which eliminates the half-full condition (See Figure 5).

During a Reset cycle, the $\overline{\text{HF}}$ is driven HIGH (inactive).

This pin operates at CMOS logic levels, thus providing noise immunity between cascaded devices.

FUNCTIONAL DESCRIPTION

The Am7204A CMOS FIFO is designed around a 4096x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 4095. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.


Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7204A. The write, read, data-in and data-out lines of the Am7204A are connected in parallel, and the Expansion-Out (\overline{XO}) and the Expansion-In (\overline{XI}) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the hand-shake between \overline{XO} and \overline{XI} .

Operational Description

Resetting The FIFO

Upon power up, the FIFO must be initialized with <u>a Reset cycle</u>. (See Figure 2.) The states of $\overline{\text{XI}}$ and $\overline{\text{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read ($\overline{\text{R}}$) and Write ($\overline{\text{W}}$) signals must be HIGH tass prior to and task after the rising edge of Reset ($\overline{\text{RS}}$). The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag ($\overline{\text{EF}}$) being LOW, active, and both the Half-Full ($\overline{\text{HF}}$) and Full Flag ($\overline{\text{FF}}$) being HIGH, inactive.



Writing Data To The FIFO

The HIGH state of the Full Flag (\overline{FF}) indicates that the FIFO is capable of accepting data. The falling edge of Write (\overline{W}) initiates a write cycle. (See Figure 3.) Data appearing at inputs Do-Da tos prior to and toH after the rising edge of \overline{W} will be stored sequentially in the FIFO.

The LOW-to-HIGH transition of the Empty Flag (\overline{EF}) occurs twer after the rising edge of \overline{W} during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag (\overline{HF}) will go LOW twH after the falling edge of \overline{W} during the write operation which creates the half-full condition. (See Figure 5.) \overline{HF} will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 2049 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag (\overline{FF}) goes LOW twF after the falling edge of \overline{W} during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 4096 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO TwpF after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag ($\overline{\mathbb{EF}}$) indicates that the FIFO is ready to output data. The falling edge of Read ($\overline{\mathbb{R}}$) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Qo–Qa ta after the falling edge of $\overline{\mathbb{R}}$, and remains until tov after the rising edge of $\overline{\mathbb{R}}$. Qo–Qa return to a high-impedance state when $\overline{\mathbb{R}}$ is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH tRFF after the rising edge of R during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (HF) will go HIGH tRHF after the rising edge of R during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 2048 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of EF occurs treef after the falling edge of R during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed t_A ns after the rising edge of \overline{EF} . Read is held active, and cannot be deasserted until T_{RPE} after the rising edge of \overline{EF} (see Figure 8).

Table 1. Reset and Retransmit Truth Table

(Single-Device Configuration/Width-Expansion Mode)

Marta	Inputs			Internal		Outputs		
Mode	RS	FL/RT	ΧĪ	Read Pointer Write Pointer		EF	FF	HF
Reset	0	Х	0	Location zero	Location zero	0	1	1
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	X	X	X

Notes:


- 1. Flags will change to show correct state according to write pointer.
- 2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2. Reset and First Load Truth Table (Depth-Expansion/Compound-Expansion Mode)

Mada	Inputs			Interna	l Status	Out	puts
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	EF	FF
Reset-first device	0	0	XO (Note 1)	Location zero	Location zero	0	1
Reset all other devices	0	1	XO (Note 1)	Location zero	Location zero	0	1
Read/Write	1	X (Note 2)	XO (Note 1)	Increment (Note 3)	Increment (Note 3)	X	×

Notes:

- 1. \overline{XI} is connected to \overline{XO} of previous device. See Figure 12.
- 2. Same as during Reset Cycle.
- 3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.



14430-006A

Figure 3. Asynchronous Write and Read Timing





Figure 4. Empty Flag Timing

14430-007A



Note:

Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

14430-008A






Figure 6. Full Flag Timing



Half-Full Flag

The Half-Full (\overline{HF}) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 2049 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 2049 words, and Read and Write pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

HF will always settle to the correct state after the appropriate delay, tw-F or tRHF. This property of the Half-Full Flag is clearly a function of the dynamic relation between W and R. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 4096 or less writes between reset cycles.

The $\overline{FL/RT}$ is used as the Retransmit (\overline{RT}) input in Single-Device Mode. The retransmit capability is intended for use when there are 4096 or less writes between reset cycles. \overline{RT} , an active LOW-going pulse of at least tat in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. \overline{R} must be HIGH during the retransmit cycle. The first read cycle should not start until t_{RTR} after the rising edge of \overline{RT} . The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO t_{RTC} after the falling edge of \overline{RT} . (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (\overline{XI}) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7204A can be expanded in width to create FIFOs of word widths greater than nine bits. In

Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (twee, twee, twee, tree, true, and tree) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to \overline{XI} of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 4096, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion

FIFOs of greater width and depth than the Am7204A can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)




14430-010A

Note:

EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at trace.


Figure 7. Retransmit Timing

14430-011A



Note: (trpe = trpw, trfT = tref)

Figure 8. Read Data Flow-Through Mode



Note: (twpf = twpw, twfT = twff)

14430-012A

Figure 9. Write Data Flow-Through Mode




Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 4096x18 FIFO




Figure 12. Depth-Expansion to Form 12,288x9 FIFO

Qo-Qa Q0-Q17 Re EF_B Qo-Qa Q9-Q17 Q(N-8) Am7204A Depth Depth Depth D_A0-8 Q₈0-8 R.W.RS Expansion Block Expansion Expansion Block Block System B System A D9-D17 Do-Da D(N-8)-DN Do-Dn D₀O-8 Q_A0-8 D18-DN Do-Dn R. Am7204A HFA -W. EFA -14191-016A 14430-006A

Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques

Figure 14. Bidirectional FIFO Configuration

14430-015A

Am7204A 6-79



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc -0.5V to +7.0 V

Input Voltage -0.5V to Vcc +0.5 V

Ambient Temperature with

Power Applied -55°C to +125°C

Storage Temperature -55°C to +150°C

Power Dissipation 1.0 W
DC Output Current 50 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (Ta) 0°C to 70°C Supply Voltage, (Vcc) +4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter		Am7204A-15 t _A = 15 ns		Am7204A-25 ta = 25 ns		Am7204A-35 ta = 35 ns		Am7204A-50 ta = 50 ns		
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lıL	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	-1	1	μА
lio	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	-10	10	μА
ViH	Input High Voltage (all inputs except $\overline{\text{XI}}$) (Note 3)	2.0	-	2.0		2.0	1	2.0	_	>
VıL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)		0.8	_	0.8	_	0.8	_	8.0	>
VIHXI	Input High Voltage, XI (Note 3)	3.5		3.5	_	3.5		3.5		٧
VILXI	Input Low Voltage, XI (Note 3)		1.5	_	1.5	-	1.5	_	1.5	٧
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4		2.4	_	2.4		2.4	-	٧
Vol	Output Logic "0" Voltage IoL = 8 mA	_	0.4	-	0.4	_	0.4	_	0.4	٧
lcc ₁	Average Vcc Power Supply Current (Note 4)	_	90	_	70	_	60		60	mA
lcc2	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH})$ (Note 4)		15		15	_	15	_	15	mA
lcc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)	_	2	_	2	_	2	_	2	mA

Notes:

- 1. Measurements with GND \leq V_{IN} \leq V_{CC}.
- 2. $\overline{R} \ge V_{IH}$, $GND \le V_{OUT} \le V_{CC}$.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.

Parameter			Am72	04 <u>A-1</u> 5	Am72	04A-25	Am72	04A-35	5 Am7204A-50]
Symbol	Parameter Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write and F	Flag Timing										
twc	Write Cycle Time	3	25	_	35		45	_	65		ns
twpw	Write Pulse Width	3	15		25		35	_	50	_	ns
twn	Write Recovery Time	3	10	_	10	_	10	-	15	_	ns
tos	Data Setup Time	3,9	12	_	15	_	18	-	30		ns
tон	Data Hold Time	3,9	0	-	0	_	0	_	5	_	ns
twff	Write LOW to Full Flag LOW	6,9		22	_	25	_	30		45	ns
twhe	Write LOW to Half-Full Flag LOW	5	_	30	_	35	_	45	_	65	ns
twer	Write HIGH to Empty Flag HIGH	4,8	_	22	_	25	_	30	_	45	ns
twLz	Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5	_	5		10	-	15		ns
Read and F	lag Timing										
trc	Read Cycle Time	3	25	_	35		45	_	65	_	ns
ta	Access Time	3,4,8,9	_	15	_	25	_	35	_	50	ns
tra	Read Recovery Time	3	10	1	10		10	_	15	_	ns
trpw	Read Pulse Width	3	15	-	25	_	35		50		ns
trlz	Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5	_	5	_	5		10		ns
tov	Data Valid from Read Pulse HIGH	3	5	_	5		5	_	5	_	ns
trhz	Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3		15	_	18	_	20	_	30	ns
trff	Read HIGH to Full Flag HIGH	6,9		22	_	25	_	30	_	45	ns
trhf	Read HIGH to Half-Full Flag HIGH	5	_	30	_	35	_	45	_	65	ns
tref	Read LOW to Empty Flag LOW	4,8	_	22	_	25	_	30		45	ns
Reset Timi	ng										
trsc	Reset Cycle Time	2	25	_	35	_	45		65	_	ns
trs	Reset Pulse Width	2	15	_	25	_	35		50	_	ns
trss	Reset Setup Time	2	15		25	_	35		50	_	ns
trsr	Reset Recovery Time	2	10		10		10	_	15	_	ns
t efl	Reset to Empty Flag LOW	2		25	_	35	_	45	_	65	ns
then	Reset to Half-Full Flag High	2		25	_	35	_	45	_	65	ns
t FFH	Reset to Full Flag HIGH	2	_	25	_	35	_	45	_	65	ns
Retransmit	Timing										
trrc	Retransmit Cycle Time	7	30		35	_	45		65		ns
t RT	Retransmit Pulse Width	7	20	_	25	_	35	_	50	_	ns
trtr	Retransmit Recovery Time	7	10		10	_	10	_	15	_	ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc -0.5V to +7.0 V

Input Voltage -0.5V to Vcc +0.5 V

Ambient Temperature with

DC Output Current

Power Applied -55 to +125°C

-65 to +155°C Storage Temperature

Power Dissipation 1.0 W

Stresses above those listed under Absolute Maximum Rat-

ings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Miltary (M) Devices*

Case Temperature (Tc) -55 to 125°C Supply Voltage, (Vcc) +4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

DC CHARACTERISTICS over MILITARY operating range unless otherwise specified.

50 mA

Parameter	arameter		04A-30 30 ns		04A-50 50 ns	
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Unit
lıL	Input Leakage Current (any input) (Note 1)	-10	10	-10	10	μΑ
lio	Output Leakage Current (data outputs) (Note 2)	10	10	-10	10	μА
ViH	Input High Voltage (all inputs except $\overline{\text{XI}}$) (Note 3)	2.2	_	2.2	_	V
VıL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	0.8	_	0.8	V
Vihxi	Input High Voltage, XI (Note 3)	3.5		3.5		V
VILXI	Input Low Voltage, XI (Note 3)	_	1.5	_	1.5	V
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4		2.4		٧
Vol	Output Logic "0" Voltage IoL = 8 mA	_	0.4	_	0.4	٧
Icc1	Average Vcc Power Supply Current (Note 4)		100	_	90	mA
lcc2	Average Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH})$ (Note 4)	_	15	_	15	mA
Icc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)		4	_	4	mA

Notes:

- Measurements with GND ≤ V_{IN} ≤ V_{CC}.
- 2. R ≥ VIH, GND ≤ VOUT ≤ Vcc.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over MILITARY operating range unless otherwise specified.


Parameter			Am720	4A-30	Am7204A-50		
Symbol	Parameter Description	Figures	Min.	Max.	Min.	Max.	Unit
Write and F	lag Timing						
twc	Write Cycle Time	3	40	_	65		ns
twpw	Write Pulse Width	3	30	_	50		ns
twn	Write Re∞very Time	3	10		15		ns
tos	Data Setup Time	3,9	18	_	30		ns
tон	Data Hold Time	3,9	0		5		ns
twff	Write LOW to Full Flag LOW	6,9		30	_	45	ns
twhF	Write LOW to Half-Full Flag LOW	5		40		65	ns
twer	Write HIGH to Empty Flag HIGH	4,8	_	30		45	ns
twLz	Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5	_	15		ns
Read and F	lag Timing						
trc	Read Cycle Time	3	40		65	_	ns
ta	Access Time	3,4,8,9		30		50	ns
trr	Read Re∞very Time	3	10	_	15		ns
trpw	Read Pulse Width	3	30	_	50		ns
trlz	Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5		10		ns
tov	Data Valid from Read Pulse HIGH	3	5		5	_	ns
trhz	Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3	_	20		30	ns
tref	Read HIGH to Full Flag HIGH	6,9		30		45	ns
trhf	Read HIGH to Half-Full Flag HIGH	5	_	40	_	65	ns
tref	Read LOW to Empty Flag LOW	4,8	_	30	_	45	ns
Reset Timin	g						
trsc	Reset Cycle Time	2	40	_	65	I —	ns
trs	Reset Pulse Width	2	30		50	_	ns
trss	Reset Setup Time	2	30		50	_	ns
trsr	Reset Recovery Time	2	10	_	15	_	ns
tefl	Reset to Empty Flag LOW	2		40		65	ns
then	Reset to Half-Full Flag High	2	_	40		65	ns
t FFH	Reset to Full Flag HIGH	2	_	40	_	65	ns
Retransmit	Timing						
trtc	Retransmit Cycle Time	7	40	_	65		ns
trт	Retransmit Pulse Width	7.	30	_	50	_	ns
t RTR	Retransmit Recovery Time	7	10	_	15		ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



14430-016A

Figure 15. AC Test Load

CAPACITANCE ($V_{\infty} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, f = 1.0 MHz)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Unit
Cin	Input capacitance	VIN = 0 V	5	pF
Соит	Output capacitance	Vout = 0 V	7	pF

Note:

^{*} Includes jig and scope capacitances.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Am7205A

High Density First-In First-Out (FIFO) 8192x9-Bit CMOS Memory

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- RAM based FIFO
- 8192x9 organization
- Cycle times of 25/35/45 nanoseconds for standard products
- Asynchronous and simultaneous writes and reads
- Low power consumption

- Status flags full, half-full, empty
- Retransmit capability
- Expandable in both width and depth
- Increased noise immunity for XI-CMOS threshold
- Functional and pin compatible with industry standard devices

GENERAL DESCRIPTION

The Am7205A is a RAM-based CMOS FIFO that is 8192 words deep with 9-bit wide words. It is expandable to any width and/or depth to create much larger FIFOs.

This FIFO can input and output data asynchronously and simultaneously at data rates from 0 to 40 MHz. Status flags are provided to signify empty, full and half-

full conditions. The capability also exists to retransmit data from the FIFO.

High-density FIFOs such as the Am7205A are useful in a wide range of applications. The ability to buffer large transfers of data and the rate adaption capabilities make the Am7205A useful in communication, image processing, mass storage, DSP, and printing systems.

BLOCK DIAGRAM




Figure 1.


PRODUCT SELECTOR GUIDE

Part Number	Am7205A-15	Am7205A-25	Am7205A-35
Access Time	15 ns	25 ns	35 ns
Maximum Power Supply Current	100 mA	90 mA	80 mA
Operating Frequency	40 MHz	28.5 MHz	22.2 MHz
Operating Range	Com'l	Com'l	Com'l

Publication# 14191	Rev. B	Amendment/0
Issue Date: March 19	991	


CONNECTION DIAGRAM Top View

Plastic DIP



14430-002A

LOGIC SYMBOL



14430-004A


6-86



ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option (If applicable)
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Co	Valid Combinations					
AM7205A-15						
AM7205A-25	RC					
AM7205A-35						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released valid combinations.

PIN DESCRIPTION

Do-8

Data In (Inputs (9))

These nine pins are the data inputs to the FIFO.

EF

Empty Flag (Output; Active LOW)

The HIGH state of the Empty Flag (EF) indicates that the FIFO contains data to be read. The EF goes LOW when the read pointer is equal to the write pointer, indicating that the device is empty. EF LOW inhibits further Read operations.

The \overline{EF} goes HIGH after the rising edge of Write (\overline{W}) during the first write cycle for an empty FIFO (See Figure 4). The \overline{EF} goes LOW after the falling edge of Read (\overline{R}) during the read cycle which creates the empty condition.

During a Reset cycle, the EF is driven LOW (active).

FF

Full Flag (Output; Active LOW)

The HIGH state of the Full Flag (FF) indicates that the FIFO is capable of accepting data. The FF goes LOW when the write pointer is one location less than the read pointer, indicating that the device is full. FF LOW inhibits further Write operations.

The \overline{FF} goes HIGH after the rising edge of Read (\overline{R}) during the first read cycle following a full condition (See Figure 6). The \overline{FF} goes LOW after the falling edge of Write (\overline{W}) during the write cycle which creates the full condition.

During a Reset cycle, the FF is driven HIGH (inactive).

FL/RT

First Load/Retransmit (Input; Active LOW)

This is a dual purpose input, dependent upon whether the FIFO is in Single Device Mode or Depth-Expansion Mode.

This pin acts as a FIRST LOAD (FL) pin when in the Depth-Expansion Mode. The device receiving data first will have the FL input tied LOW, while the remaining devices will have the FL pin tied HIGH. The states of the FL and Expansion In (XI) pins are used to determine the FIFO's mode of operation, as shown in Tables 1 and 2.

This pin is used as the Retransmit (\overline{RT}) input during Single Device Mode. The device can be instructed to retransmit the previously written data when \overline{RT} is pulsed LOW.

GND

Power Supply, Ground

This pin is the 0 V power supply for the FIFO.

NC

No Connect

These pins are not connected.

Q0-8

Data Out (Outputs (9), Three State)

These nine pins are the data outputs for the FIFO. These pins are in a high impedance state whenever Read (R) is HIGH.

R

Read (Input; Active LOW)

The falling edge of Read (\overline{R}) initiates a read cycle, except when the device is empty, as indicated by the Empty Flag (\overline{EF}) being LOW. Valid data appears on the outputs (Q0-8) after the falling edge of \overline{R} . After \overline{R} goes HIGH, the Data Outputs (Q0-8) will return to a high impedance condition.

RS

Reset (Input; Active LOW)

The falling edge of Reset (\overline{RS}) is used to reset the FIFO. During Reset, both the read and write pointers are set to the first location in the FIFO. Since the reset cycle initializes the FIFO to an empty condition, the Empty Flag (\overline{EF}) is driven LOW (active), and both the Half-Full Flag (\overline{HF}) and Full Flag (\overline{FF}) are driven HIGH (inactive).

Vcc

Power Supply

This pin is the +5 V power supply for the FIFO.

$\overline{\mathbf{w}}$

Write (Input; Active LOW)

The falling edge of Write (\overline{W}) initiates a write cycle, except when the device is full, as indicated by the Full Flag (\overline{FF}) being LOW. Data is latched into the FIFO on the rising edge of \overline{W} .

XI

Expansion in (Input; Active LOW)

Expansion In (\overline{XI}) is grounded to indicate operation in the Single Device or Width-Expansion Modes. In Depth Expansion Mode, the \overline{XI} pin is connected to the Expansion Out (\overline{XO}) pin of the previous device, except for the \overline{XI} pin of the first device which is connected to the \overline{XO} pin of the last FIFO.

This pin operates at CMOS logic levels, thus providing improved noise immunity between cascaded devices.

XO/HF

Expansion Out/Half-Full Flag (Output; Active LOW)

This is a dual purpose output, dependent upon whether the device is in Single Device Mode or Depth Expansion Mode.

This pin operates as an Expansion Out (\overline{XO}) signal during Depth Expansion Mode. In this mode, the \overline{XO} pin is connected to the Expansion Input (\overline{XI}) pin of the following device, except for the \overline{XO} pin of the last device which is connected to the \overline{XI} pin of the first device.



When in Single Device Mode (Expansion In (\overline{M}) pin grounded) this output operates as a Half-Full Flag (HF). After half the FIFO has been filled, the \overline{HF} will be set LOW at the falling edge of the next Write (\overline{W}) operation. The \overline{HF} will remain LOW until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the FIFO. The \overline{HF} will go

HIGH after the rising edge of \overline{R} during the read operation which eliminates the half-full condition (See Figure 5).

During a Reset cycle, the HF is driven HIGH (inactive).

This pin operates at CMOS logic levels, thus providing improved noise immunity between cascaded devices.

FUNCTIONAL DESCRIPTION

The Am7205A CMOS FIFO is designed around a 8192x9 dual-port static RAM array. (See Figure 1.) RAM-based FIFOs store the data written into them in a sequential pattern.

The dual-port RAM array has dedicated write and read address pointers. The flag logic prevents illogical writes and reads from occurring. The Empty Flag prevents reading while empty, which is a data underflow condition, while the Full Flag prevents writing while full, which is a data overflow condition. Once data that has been stored at a given address is read, it can be overwritten.

Address pointers automatically overflow to address zero after reaching address 8191. Thus the flag status of the FIFO is a function of the difference between the pointers, not their absolute value.


Resetting the FIFO simply initializes both address pointers to address zero. Pulsing Retransmit initializes the read address pointer to zero without affecting the write address pointer.

Expansion Logic is used when implementing a FIFO of a depth greater than that of the Am7205A. The write, read, data-in and data-out lines of the Am7205A are connected in parallel, and the Expansion-Out (\overline{XO}) and the Expansion-In (\overline{XI}) lines are daisy-chained together. The write and read control circuits of the individual FIFOs are automatically enabled and disabled through the hand-shake between \overline{XO} and \overline{XI} .

Operational Description

Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle. (See Figure 2.) The states of $\overline{\text{XI}}$ and $\overline{\text{FL}}$ are used during the reset cycle to determine the FIFO's mode of operation, as shown in Tables 1 and 2. For a valid reset cycle to occur, both the Read $(\overline{\text{R}})$ and Write $(\overline{\text{W}})$ signals must be HIGH tass prior to and tase after the rising edge of Reset $(\overline{\text{RS}})$. The reset cycle initializes the FIFO to an empty condition, signified by the Empty Flag $(\overline{\text{EF}})$ being LOW, active, and both the Half-Full $(\overline{\text{HF}})$ and Full Flag $(\overline{\text{FF}})$ being HIGH, inactive.



Writing Data To The FIFO

The HIGH state of the Full Flag (\overline{FF}) indicates that the FIFO is capable of accepting data. The falling edge of Write (\overline{W}) initiates a write cycle. (See Figure 3.) Data appearing at inputs Do-D₈ tos prior to and to_H after the rising edge of \overline{W} will be stored sequentially in the FIFO.

The LOW-to-HIGH transition of the Empty Flag (ĒF) occurs twer after the rising edge of \$\overline{W}\$ during the first write cycle on an empty FIFO. (See Figure 4.) The Half-Full Flag (HF) will go LOW tw-F after the falling edge of \$\overline{W}\$ during the write operation which creates the half-full condition. (See Figure 5.) HF will remain LOW, while the number of writes to the FIFO exceeds the number of reads by 4097 or more. The Half-Full Flag is not available in Depth-Expansion Mode. The Full Flag (FF) goes LOW tw-F after the falling edge of \$\overline{W}\$ during the write cycle which creates a full condition. (See Figure 6.) A full condition exists when there have been 8192 more write cycles than read cycles. The Full Flag being active prohibits any further write operations, thus preventing data overflow situations.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO TwpF after the rising edge of FF (see Figure 9).

Reading Data From The FIFO

The HIGH state of the Empty Flag ($\overline{\mathbb{EF}}$) indicates that the FIFO is ready to output data. The falling edge of Read ($\overline{\mathbb{R}}$) initiates a read cycle. (See Figure 3.) Valid data appears on the outputs Q_0 — Q_8 ta after the falling edge of $\overline{\mathbb{R}}$, and remains until tov after the rising edge of $\overline{\mathbb{R}}$. Q_0 — Q_8 return to a high-impedance state when $\overline{\mathbb{R}}$ is inactive, when the FIFO is empty, or when the FIFO is in Depth Expansion Mode but is not active.

The Full Flag (FF) will go HIGH tref after the rising edge of R during the first read cycle following a full condition. (See Figure 6.) The Half-Full Flag (HF) will go HIGH tref after the rising edge of R during the read operation, which eliminates the half-full condition. (See Figure 5). HF will remain HIGH, while the number of writes to the FIFO exceeds the number of reads by 4096 or less. The Half-Full Flag is not available in Depth-Expansion Mode. The HIGH-to-LOW transition of EF occurs tref after the falling edge of R during the read cycle, which creates an empty condition. (See Figure 4.) An empty condition exists when there has been an equal number of write cycles and read cycles. The Empty Flag being active prohibits any further read operations, thus preventing a data underflow situation.

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed to a safter the rising edge of $\overline{\text{EF}}$. Read is held active, and cannot be deasserted until Tape after the rising edge of $\overline{\text{EF}}$ (see Figure 8).

Table 1. Reset and Retransmit Truth Table (Single-Device Configuration/Width-Expansion Mode)

Mada		Inputs		Internal	Outputs				
Mode	RS	FL/RT	Χī	Read Pointer	Write Pointer	EF	FF	HF	
Reset	0	Х	0	Location zero	Location zero	0	1	1	
Retransmit	1	0	0	Location zero	Unchanged	X (Note 1)	X (Note 1)	X (Note 1)	
Read/Write	1	1	0	Increment (Note 2)	Increment (Note 2)	Х	Х	Х	

Notes:


- 1. Flags will change to show correct state according to write pointer.
- 2. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.

Table 2. Reset and First Load Truth Table (Depth-Expansion/Compound-Expansion Mode)

Mada	Inputs			Interna	Internal Status			
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	EF	FF	
Reset-first device	0	0	XO (Note 1)	Location zero	Location zero	0	1	
Reset all other devices	0	1	XO (Note 1)	Location zero	Location zero	0	1	
Read/Write	1	X (Note 2)	XO (Note 1)	Increment (Note 3)	Increment (Note 3)	Х	Х	

Notes:

- 1. \overline{XI} is connected to \overline{XO} of previous device. See Figure 12.
- 2. Same as during Reset Cycle.
- 3. Pointers will increment only if corresponding flag is HIGH at the beginning of the cycle.



14430-006A

Figure 3. Asynchronous Write and Read Timing





Figure 4. Empty Flag Timing

14430-007A



Note:

Depending on the precise phase of \overline{W} and \overline{R} , the Half-Full Flag may appear as a pulse of arbitrarily short duration of either polarity when \overline{W} and \overline{R} are operating asynchronously near half full.

14430-008A






Figure 6. Full Flag Timing

6-92 Am7205A



Half-Full Flag

The Half-Full ($\overline{\text{HF}}$) Flag will be active LOW only when the net balance of the words written into the FIFO exceeds the number of words read out by 4097 or more. (See Figure 5.)

Care should be exercised in using the Half-Full Flag, because it is capable of producing arbitrarily short pulses. For example, if the FIFO contains 4097 words, and Read and Write pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of Read and Write.

 $\overline{\text{HF}}$ will always settle to the correct state after the appropriate delay, twiff or triff. This property of the Half-Full Flag is clearly a function of the dynamic relation between $\overline{\text{W}}$ and $\overline{\text{R}}$. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.

Retransmit

The retransmit function resets the read address pointer allowing the data that was previously read to be read again. This capability is useful when the block of data being transferred through the FIFO doesn't exceed the FIFO's depth and is intended for use when there are 8192 or less writes between reset cycles.

The $\overline{FL/RT}$ is used as the Retransmit (\overline{RT}) input in Single-Device Mode. The retransmit capability is intended for use when there are 8192 or less writes between reset cycles. \overline{RT} , an active LOW-going pulse of at least tRT in duration, initializes the internal read pointer to address zero and leaves the write pointer unaffected. \overline{R} must be HIGH during the retransmit cycle. The first read cycle should not start until tRTR after the rising edge of \overline{RT} . The flags may change state during this cycle, but they will accurately reflect the new state of the FIFO tRTC after the falling edge of \overline{RT} . (See Figure 7 and Table 1).

Single-Device/Width-Expansion Modes

Single-Device and Width-Expansion Modes are configured by grounding the Expansion-In (\overline{XI}) input. (See Figures 10 and 11, and Table 1.) During these modes of operation, the Half-Full Flag and Retransmit features are available. The Am7205A can be expanded in width to create FIFOs of word widths greater than nine bits. In

Width-Expansion Mode all of the control line inputs are common to all devices. (See Figure 11.) Creating composite status flags can pose two hazards. 1) OR-ing the flag outputs is fine for the HIGH-to-LOW transition, because the skew between devices is masked out. However, when the flags make a LOW-to-HIGH transition, a false composite flag is generated due to the skew between devices. 2) The converse is true when the flags are AND-ed: the LOW-to-HIGH transition is fine, and the HIGH-to-LOW generates a false flag. These two hazards can be avoided if one device's flags are used as the flags for the expanded FIFO, and the write control circuitry and read control circuitry is designed to hold off sampling the flags until the worst case settling time (twee, twee, twee, tree, tree, and tree) for each flag has elapsed.


Depth-Expansion Mode

Depth-Expansion Mode is configured during the Reset cycle. (See Figure 12 and Table 2.) Expansion Out (\overline{XO}) of one device must be connected to Expansion In (\overline{XI}) of the next device, with \overline{XO} of the last device being connected to \overline{XI} of the first device. The device that is to receive data first has its First Load (\overline{FL}) input tied LOW, while all other devices must have this input HIGH. Write and read control is passed between devices using \overline{XO} and \overline{XI} . A LOW-going pulse on \overline{XO} occurs when the last physical location of an active device, address 8192, is written to, and another LOW-going pulse occurs when the last physical location of an active device is read. Only one device is enabled for writes, and only one device is enabled for reads at any given time.

When expanding in depth, a composite Full Flag must be created by OR-ing all the FF outputs together. Likewise, a composite Empty Flag is created by OR-ing all the EF outputs together. The Half-Full Flag and Retransmit functions are not available in Depth-Expansion Mode.

Compound Expansion

FIFOs of greater width and depth than the Am7205A can be created by using both Width-Expansion Mode and Depth-Expansion Mode simultaneously. (See Figure 13.)




14430-010A

Note:

EF, HF and FF may change state during Retransmit as a result of the offset of the read and write pointers, but the flags will be valid at the


Figure 7. Retransmit Timing

14430-011A



Note: (trpe = trpw, trft = tref)

Figure 8. Read Data Flow-Through Mode



Note: (twpf = twpw, twfT = twff)

14430-012A

Figure 9. Write Data Flow-Through Mode

6-94 Am7205A




Figure 10. Single FIFO Configuration

Figure 11. Width-Expansion to Form a 8192x18 FIFO




Figure 12. Depth-Expansion to Form 24,576x9 FIFO




Figure 13. FIFO Array Using Both Width-Expansion and Depth-Expansion Techniques

Figure 14. Bidirectional FIFO Configuration

14430-015A

Am7205A 6-95



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Vcc

-0.5V to +7.0 V

Input Voltage

-0.5V to Vcc +0.5 V

Ambient Temperature with

Power Applied

-55°C to +125°C

Storage Temperature

-55°C to +150°C

Power Dissipation

1.0 W

DC Output Current

50 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Supply Voltage, (Vcc) 0°C to 70°C +4.5V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified

Parameter			Am7205A-15 t _A = 15 ns		05 A- 25 25 ns	Am726		
Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lıL	Input Leakage Current (any input) (Note 1)	-1	1	-1	1	-1	1	μА
lio	Output Leakage Current (data outputs) (Note 2)	-10	10	-10	10	-10	10	μА
ViH	Input High Voltage (all inputs except \overline{XI}) (Note 3)	2.0	_	2.0	_	2.0		٧
VıL	Input Low Voltage (all inputs except \overline{XI}) (Note 3)	_	0.8	_	0.8		8.0	٧
Vihxi	Input High Voltage, XI (Note 3)	3.5	_	3.5		3.5	_	٧
VILXI	Input Low Voltage, XI (Note 3)	_	1.5	_	1.5	_	1.5	٧
Vон	Output Logic "1" Voltage IoH = -2 mA	2.4	-	2.4	-	2.4		V
Vol	Output Logic "0" Voltage IoL = 8 mA		0.4		0.4	_	0.4	٧
lcc ₁	Average Vcc Power Supply Current (Note 4)		100	_	90	_	80	mA
lcc2	Average Standby Current (R = W = RS = FL/RT = V _{IH}) (Note 4)	_	15	_	15	-	15	mA
lcc3	Power Down Current (all inputs = Vcc -0.2 V) (Note 4)	_	2	_	2		2	mA

Notes:

- 1. Measurements with GND ≤ ViN ≤ Vcc.
- 2. \$\overline{R} ≥ VIH, GND ≤ VOUT ≤ VCC.
- 3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Icc measurements are made with outputs open.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range unless otherwise specified.


Parameter			Am72	05A-15	Am72	05A-25	Am72	05A-35	
Symbol	Parameter Description	Figures	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write and I	Flag Timing								
twc	Write Cycle Time	3	25		35		45	_	ns
twpw	Write Pulse Width	3	15	_	25	_	35	_	ns
twn	Write Recovery Time	3	10	Γ -	10		10	_	ns
tos	Data Setup Time	3,9	12		15	_	18	_	ns
ton	Data Hold Time	3,9	0	_	0		0		ns
twee	Write LOW to Full Flag LOW	6,9		22	_	25	_	30	ns
twhe	Write LOW to Half-Full Flag LOW	5		30	_	35	_	45	ns
twer	Write HIGH to Empty Flag HIGH	4,8		22	_	25		30	ns
twLz	Write Pulse HIGH to Data Bus at LOW Z (Note 1)	8	5	_	5	_	10	_	ns
Read and F	lag Timing								
trc	Read Cycle Time	3	25		35	_	45	_	ns
ta	Access Time	3,4,8,9		15		25		35	ns
tar	Read Recovery Time	3	10	_	10		10		ns
trpw	Read Pulse Width	3	15		25	_	35		ns
trlz	Read Pulse LOW to Data Bus at LOW Z (Note 1)	3	5		5		5	_	ns
tov	Data Valid from Read Pulse HIGH	3	5		5		5	_	ns
trhz	Read Pulse HIGH to Data Bus at HIGH Z (Note 1)	3		15		18		20	ns
trff	Read HIGH to Full Flag HIGH	6,9		22	_	25	_	30	ns
trhf	Read HIGH to Half-Full Flag HIGH	5		30	_	35		45	ns
tref	Read LOW to Empty Flag LOW	4,8		22	_	25		30	ns
Reset Timi	ng								
trsc	Reset Cycle Time	2	25		35		45	-	ns
trs	Reset Pulse Width	2	15		25		35		ns
tass	Reset Setup Time	2	15	_	25		35		ns
trsr	Reset Recovery Time	2	10	_	10		10	_	ns
t efl	Reset to Empty Flag LOW	2	_	25	_	35	_	45	ns
then	Reset to Half-Full Flag High	2		25	_	35	_	45	ns
t FFH	Reset to Full Flag HIGH	2	_	25	_	35	_	45	ns
Retransmit	Timing								
trtc	Retransmit Cycle Time	7	40	_	45		55		ns
tat	Retransmit Pulse Width	7	20		25		35	_	ns
tere	Retransmit Recovery Time	7	20		20	_	20	_	ns

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output load	See Figure 15



14430-016A

Figure 15. AC Test Load

CAPACITANCE ($V_{cc} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$, f = 1.0 MHz)

Parameter Symbol	Parameter Description	Test Conditions	Тур.	Unit
Cin	Input capacitance	Vin = 0 V	5	pF
Соит	Output capacitance	Vout = 0 V	7	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

^{*} Includes jig and scope capacitances.

67C401/13 67C402/23

Advanced Micro Devices

First-In First-Out (FIFO) 64 x 4, 64 x 5 CMOS MEMORY (Cascadable)

DISTINCTIVE CHARACTERISTICS


- Zero standby power
- High-speed 35-MHz shift-in/shift-out rates
- Very low active power consumption
- **■** TTL-compatible inputs and outputs
- Readily expandable in word width and depth
- RAM-based architecture for short fall-through delay
- Full CMOS cell for maximum noise immunity
- Asynchronous operation
- Output Enable feature (67C4013/23)

GENERAL DESCRIPTION

The 67C40X/XX series devices are high-performance CMOS RAM-based First-In First-Out (FIFO) buffer memory products organized as 64 words by 4 or by 5, bits wide. These devices use Advanced Micro Devices latest CMOS process technology and meet the demands for high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using both Read and Write pointers for addressing


each memory location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disc controllers, graphics, and communication network systems. The 550-µwatt standby power specification makes these devices ideal for ultra-low power and battery-powered systems.


BLOCK DIAGRAM




Publication# 10998 Rev. C Amendment/0 Issue Date: March 1991


CONNECTION DIAGRAMS







Plastic Leaded Chip Carrier



Plastic Leaded Chip Carrier




ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option (if applicable)

- c. Package Type d. Temperature Range
- **Optional Processing**



Valid Combinations						
AM67C401-10						
AM67C401-15						
AM67C4013-10						
AM67C4013-15						
AM67C402-10	N, J, NL					
AM67C402-15						
AM67C4023-10						
AM67C4023-15						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage Vcc -0.5 V to +7.0 VInput Voltage -1.5 V to +7.0 VOff-state Output Voltage -0.5 to Vcc +0.5 VStorage Temperature -65°C to $+150^{\circ}\text{C}$

Power Dissipation 1.0 W

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. This is a stress rating only; functional operation of the device at these limits or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc) With Respect to Ground

+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

OPERATING CONDITIONS Commercial: V_{∞} = 5 V ±10%, T_{A} = 0°C to +70°C

Parameter			-1	0	-1	5	-25		-35		
Symbol	Parameter Description	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fin	Shift in rate	1		10		15		25		35	MHz
tsıн*	Shift in HIGH time	1	14		14		8		8		ns
tsıL*	Shift in LOW time	1	25		25		8		8		ns
tips	Input data setup to SI (Shift In)	1	0		0		0		0		ns
tidH	Input data hold time from SI (Shift In)	1	40		40		20		15		ns
trids	Input data setup to IR (Input Ready)	3	0		0		5		2		ns
tridh	Input data hold time from IR (Input Ready)	3	30		30		20		15		ns
fout	Shift out rate	4		10		15		25		35	MHz
tson*	Shift out HIGH time	4	24		21		8		8		ns
tsoL*	Shift out LOW time	4	25		25		8		8		ns
tmrw	Master Reset pulse	8	35		35		25		18		ns
tmrs	Master Reset to SI	8	65		65		10		7		ns

^{*}See AC test and high-speed application note.



DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter				-1	0	-1	5	-25		-35		
Symbol	Parameter Description	Test Condi	Test Condition		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
VIL*	Low-level input voltage				0.8		0.8		0.8		0.8	V
ViH*	High-level input voltage			2		2		2		2		٧
lin	Input Current	Vcc = Max.,	GND <vin <vcc<="" td=""><td>-1</td><td>1</td><td>-1</td><td>1</td><td>-1</td><td>1</td><td>-1</td><td>1</td><td>μА</td></vin>	-1	1	-1	1	-1	1	-1	1	μА
loz	Off-state output current	Vcc = Max.,	GND <vout <vcc<="" td=""><td>-5</td><td>5</td><td>-5</td><td>5</td><td>-5</td><td>5</td><td>-5</td><td>5</td><td>μА</td></vout>	-5	5	-5	5	-5	5	-5	5	μА
V	Vol. Low-level output voltage V	Vcc = Min.	IOL = 20 μA		0.1		0.1		0.1		0.1	v
VOL			IOL = 8 mA		0.4		0.4		0.4		0.4	ľ
			Юн = −20 μА	Vcc	- 0.1	Vcc	- 0.1	Vcc	- 0.1	Vcc	- 0.1	v
Vон	High-level output voltage	Vcc = Min.	Юн = -4 mA	2.4		2.4		2.4		2.4] '
los**	Output short-circuit current	Vcc = Max.	Vo = 0 V	-90	-20	-90	-20	-90	-20	-90	-20	mA
	Standby supply current		VIH = VCC VIL = GND		100		100		100		100	μА
lcc	Operating supply current	Vcc = Max. lout = 0	VIH = Min., VIL = Max. fIN = fout = Max.		35		45		50		60	mA

^{*}These are absolute voltages with respect to GND and include all overshoots due to system and/or tester noise.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified

Parameter			-1	0	-1	5	-2	25	-3	35	
Symbol	Parameter Description	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tirL.	Shift in ↑ to Input Ready Low	1		60		55		21		18	ns
tirH*	Shift in ↓ to Input Ready HIGH	'		50		50		28		20	ns
torL*	Shift Out ↑ to Output Ready LOW			55		45		19		18	ns
torn.	Shift Out ↓ to Output Ready HIGH			50		41		34		20	ns
topн	Output Data Hold (previous word)	4	5		5		5		5		ns
tops	Output Data Shift (next word)			35		30		34		20	ns
t PT	Data throughput	3,6		100		90		40		34	ns
tm rorl	Master Reset ↓ to Output Ready LOW			100		100		35		28	ns
t MRIRH	Master Reset ↓ to Input Ready HIGH	8		100		100		35		28	ns
tmro	Master Reset ↓ to Outputs LOW			35		35		25		22	ns
tıрн	Input Ready pulse HIGH	3	19		16		8		8		ns
tорн	Output Ready pulse HIGH	6	14		14		8		8		ns
tord	Output Ready ↑ to Data Valid	. 4		-3		-3		0		0	ns
tpHZ**				25		25		15		12	
tplz**	Output Disable Delay			25		25		15		12	ns
tpzL**		Α		30		30		20	7	15	
tpzH**	Output Enable Delay			30		30		20		15	ns

^{*}See AC test and high-speed application note.

^{**}Not more than one output should be shortened at a time, and duration of the short circuit should not exceed one second.

^{**}Enable/Disable delays refer to 67C4013/23 only.

CAPACITANCES*

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Cin	Input capacitance	T _A = 25°C, f = 1 MHz		10	
Соит	Output capacitance	Vcc = 4.5 V		7	pF

^{*}Not tested in production.





Figure A. Enable and Disable


Notes:

- Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

ICC vs. Frequency



STANDARD AC TEST LOAD




Input Pulse Amplitude = 3 V Input Rise and Fall Time (10%-90%) = 2.5 ns Measurements made at 1.5 V All Diodes are 1N916 or 1N3064

RESISTOR VALUES

lOL	R1	R2
8 mA	600 Ω	1200 Ω

THREE-STATE TEST LOAD



FUNCTIONAL DESCRIPTION

Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{\rm X}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

Data Output

Data is read from the O_X outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied, OR stays LOW, and O_X remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Advanced Micro Devices recommends a monolithic ceramic capacitor of 0.1 μ F directly between V_{CC} and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., a rising edge of the Shift-In

pulse is not recognized until Input Ready is HIGH. If Input Ready is not HIGH due to (a) too high a frequency, or (b) FIFO being full or affected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (t_{IDH}) and the next activity of Input Ready (t_{IRL}) to be extended relative to Shift-In going HIGH. This same type of problem also relates to t_{IRH}, t_{ORL}, and t_{ORH}. For high-speed applications, proper grounding technique is essential. In order to diminish timing ambiguities between the Shift-In-Input-Ready or Shift-Out-Output-Ready pairs when operating at high frequencies, it is recommended that the t_{SIH} and t_{SOH} pulse widths be as short as possible within the specified limits.




Figure 1. Input Timing




Figure 2. The Mechanism of Shifting Data into the FIFO

- ① Input Ready HIGH indicates space is available and a Shift-In pulse may be applied.
- ① Input Data is loaded into the first available memory location.
- ③ Input Ready goes LOW indicating this memory location is full.
- Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by Input Ready HIGH.
- ③ If the FIFO is already full then the Input Ready remains LOW.
 Note: Shift-In pulses applied while Input Ready is LOW will be ignored.




Figure 3. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- ① FIFO is initially full
- 3 Shift In is held HIGH
- 3 Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO
- () As soon as Input Ready becomes HIGH the Input Data is loaded into this location




Figure 4. Output Timing

- ① The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word)
- ① Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.




Figure 5. The Mechanism of Shifting Data Out of the FIFO

- ① Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied
- ③ Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register Output data remains as valid A-Data while Shift-Out is HIGH.
- ① Output Ready goes LOW.
- Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
- ① If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data)





Figure 6. tpT and topH Specification


- ① FIFO initially empty
- Shift-Out held HIGH.
- ① Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In.
- ① As soon as Output Ready becomes HIGH, the word is shifted out.

Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH

- ① The internal logic does not detect the presence of any words in the FIFO
- New data (A) arrives at the outputs
- ① Output Ready goes HIGH indicating arrival of the new data.
- Since Shift Out is held HIGH. Output Ready goes immediately LOW
- ① As soon as Shift Out goes LOW the Output Data is subject to change Output Ready will go HIGH or remain LOW depending on whether there are any additional words in the FIFO



NORMALIZED $I_{\rm cc}$ vs FREQUENCY



67C4033

Advanced Micro Devices

First-In First-Out (FIFO) 64x5 Memory 10/15 MHz (Cascadable) CMOS

DISTINCTIVE CHARACTERISTICS

- · Zero standby power
- High-speed 15-MHz shift-in/shift-out rates
- · Very low active power consumption
- . TTL-compatible inputs and outputs
- · Readily expandable in word width and depth
- . Half-Full and Almost-Full/Empty status flags
- · RAM-based architecture for short fall-through delay
- Full CMOS 8-transistor cell for maximum noise immunity
- Asynchronous operation
- Output enable


GENERAL DESCRIPTION

The 67C4033 device is a high-performance CMOS RAM-based First-In First-Out (FIFO) buffer product organized as 64 words by 5 bits wide. This device uses Monolithic Memories' latest CMOS process technology and meets the demands for high-speed, low-power operation. By utilizing an on-chip, dual-port RAM, a very short fall-through time is realized, thus improving overall system performance. By using Read and Write pointers for addressing each memory location, the data can propagate to the outputs in much less time than in traditional register-based FIFOs. These FIFOs are easily integrated into many applications and perform particularly well for high-speed disk controllers, graphics, and communication network systems. The 550 μ watt standby power specification of this device makes it ideal for ultra-low-power and battery-powered systems.


ORDERING INFORMATION

Part Number	Package	Temp	Description
67C4033-10	CD 020, PD 020, PL 020	Com	10 MHz in/out
67C4033-15	CD 020, PD 020, PL 020	Com	15 MHz in/out

CONNECTION DIAGRAMS



BLOCK DIAGRAM



Publication# 10684 Rev. A Amendment/0 Issue Date: January 1989

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES Over Temperature Range

SYMBOL	PARAMETER	FIGURE	67C4 MIN	033-10 MAX	67C4 MIN	033-15 MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
TA	Operating free-air temperature		0	70	0	70	ů
fIN	Shift In rate	1		10		15	MHz
tSIH	Shift in HIGH time	1,B	14		14		ns
tSIL	Shift in LOW time	1	25		25		ns
tIDS	Input data setup to SI (Shift In)	1	0		0		ns
tIDH	Input data hold time from SI (Shift In)	1	40		40		ns
t _{RIDS}	Input data setup to IR (Input Ready)	3	0		0		ns
t _{RIDH}	Input data hold time from IR (Input Ready)	3	30		30		ns
fout	Shift Out rate	4		10		15	MHz
t _{SOH}	Shift Out HIGH time	4,B	24		21		ns
tSOL	Shift Out LOW time	4	25		25		ns
t _{MRW} *	Master Reset pulse	8	35		35		ns
^t MRS	Master Reset to SI	8	65		65		ns

^{*} See AC test and high-speed application note.

DC CHARACTERISTICS Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITION		67C403 MIN	3-10 MAX	67C4033 MIN	I-15 MAX	UNIT
V _{IL} *	Low-level input voltage				0.8		0.8	V
V _{IH} *	High-level input voltage			2		2		٧
IN	Input current	V _{CC} = MAX	GND <vin <vcc<="" td=""><td>-1</td><td>1</td><td>-1</td><td>1</td><td>μА</td></vin>	-1	1	-1	1	μА
loz	Off-state output current	V _{CC} = MAX	GND <vout <vcc<="" td=""><td>-5</td><td>5</td><td>-5</td><td>5</td><td>μΑ</td></vout>	-5	5	-5	5	μΑ
V		\/ 	I _{OL} = 20 μA		0.1		0.1	
VOL	Low-level output voltage	VCC = MIN	I _{OL} = 8 mA		0.4		0.4	V
Vou	High level output voltage	\/oo = MINI	I _{OH} = -20 μA	VCC -0.	1	V _{CC} -0.1		V
Voн	High-level output voltage	VCC = MIN	I _{OH} = -4 mA	2.4		2.4		
los**	Output short-circuit current	V _{CC} = MAX	VO = 0 V	-90	-20	-90	-20	mA
Icc	Standby supply current	V _{CC} = MAX	V _{IH} = V _{CC} V _{IL} = GND		100		100	μΑ
icc	Operating supply current	IOUT = 0	V _{IH} = MIN, V _{IL} = MAX f _{IN} = f _{OUT} = MAX		35		45	mA

^{*} These are absolute voltages with respect to GND (Pin 10) and include all overshoots due to system and/or tester noise

^{**} Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SWITCHING CHARACTERISTICS Over Operating Conditions

SYMBOL	PARAMETER	FIGURE	67C4033-10 MIN MAX	67C4033-15 MIN MAX	UNIT
tIRL*	Shift In 1 to Input Ready LOW	1	60	55	ns
tIRH*	Shift In↓ to Input Ready HIGH		50	50	ns
tORL*	Shift Out † to Output Ready LOW		55	45	ns
torh*	Shift Out ↓ to Output Ready HIGH	4	50	41	ns
^t ODH	Output Data Hold (previous word)	7	5	5	ns
tods	Output Data Shift (next word)		35	30	ns
^t PT	Data throughput	3,6	100	90	ns
^t MRORL	Master Reset ↓ to Output Ready LOW		100	100	ns
^t MRIRH	Master Reset ↓ to Input Ready HIGH	8	100	100	ns
^t MRO	Master Reset ↓ to Ouputs LOW		35	35	ns
^t MRHFL	Master Reset ↓ to Half-Full Flag LOW	9	100	100	ns
^t MRAEH	Master Reset ↓ to Almost Empty Flag HIGH	9	100	100	ns
^t IPH	Input ready pulse HIGH	3,B	19	16	ns
^t OPH	Output ready pulse HIGH	6,B	14	14	ns
^t ORD	Output ready † to Data Valid	4	-3	-3	ns
^t AEH	Shift Out 1 to AF/E HIGH	10	110	110	ns
^t AEL	Shift In 1 to AF/E LOW	10	110	110	ns
^t AFL	Shift Out † to AF/E LOW	11	110	110	ns
^t AFH	Shift In 1 to AF/E HIGH		110	110	ns
^t HFH	Shift In 1 to HF HIGH	12	110	110	ns
^t HFL	Shift Out 1 to HF LOW	12	110	110	ns
^t PHZ	Output Disable Delay		25	25	
^t PLZ	Output Disable Delay	A	25	25	ns
^t PZL	Output Enable Delay	^	30	30	
^t PZH	Output Enable Delay		30	30	ns


^{*} See timing diagram for explanation of parameters.

CAPACITANCES*


SYMBOL	PARAMETER	TEST CONDITION	67C4033-XX MIN	MAX	UNIT
CIN	Input capacitance	T _A = 25°C, f = 1 MHz		10	pF
COUT	Output capacitance	V _{CC} = 4.5 V		7	pF

^{*} Values not tested in production.

THREE-STATE TEST LOAD



STANDARD A.C. TEST LOAD



Input Pulse Amplitude = 3 V Input Rise and Fall Time (10%-90%) = 2.5 ns Measurements made at 1.5 V All Diodes are 1N916 or 1N3064

Figure A. Enable and Disable

Waveform 1 is for a data output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for a data output with internal conditions such that the output is high except when disabled by the output control.

RESISTOR VALUES

lOL	R1	R2		
8 mA	600 Ω	1200 Ω		

FUNCTIONAL DESCRIPTION

Data Input

The FIFO consists of a dual-port RAM and two ring counters for read and write. After power-up, the Master Reset should be pulsed LOW, which internally resets both the read and write counters. When the Input Ready (IR) is HIGH, the FIFO is ready to accept DATA from the $D_{\rm X}$ inputs. Data then present at the inputs is written into the first location of the RAM when Shift-In (SI) is brought HIGH. A SI HIGH signal causes the IR to go LOW. When the SI is brought LOW and the FIFO is not full, IR will go HIGH, indicating that more room is available. The write pointer now points to the next location in the RAM. If the memory is full, then the IR will remain LOW.

Data Output

Data is read from the O_X outputs. Just after the first shift-in, the first data word is available at the outputs, which is indicated by the Output Ready (OR) going HIGH. When the OR is HIGH, data may be shifted out by bringing the Shift-Out (SO) HIGH. A HIGH signal at SO causes the read pointer to point to the next location in the RAM, and also the OR to go LOW. Valid data is maintained while the SO is HIGH. When the SO is brought LOW, the OR goes HIGH, indicating the presence of new valid data. If the FIFO is emptied. OR stays LOW, and O_X remains as before, (i.e., data does not change if the FIFO is empty). A dual-port RAM inside the chip provides the capability of simultaneous and asynchronous writes (Shift-Ins) and reads (Shift-Outs).

AC TEST AND HIGH-SPEED APP. NOTES

Since the FIFO is a very-high-speed device, care must be exercised in the design of the hardware and the timing utilized within the design. Device grounding and decoupling is crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. Monolithic Memories recommends a monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length. In addition, care must be exercised in how the timing is set up and how the parameters are measured. For example, since an AND gate function is associated with both the Shift-In-Input Ready combination, as well as the Shift-Out-Output Ready combination, timing measurements may be misleading; i.e., rising edge of the Shift-In pulse is not recognized until Input ready is HIGH. If Input Ready is not high due to (a) too high a frequency, or (b) FIFO being full or effected by Master Reset, the Shift-In activity will be ignored. This will affect the device from a functional standpoint, and will also cause the "effective" timing of Input Data Hold time (TIDH) and the next activity of Input Ready (TIRL) to be extended relative to Shift-In going HIGH. This same type of problem is also related to $T_{\mbox{\footnotesize{IRH}}}, T_{\mbox{\footnotesize{ORL}}}, T_{\mbox{\footnotesize{ORH}}}, \mbox{and the Status Flag timing as}$ related to Shift-In and Shift-Out. For high-speed applications, proper grounding technique is essential.



HF AND AFE STATUS FLAGS

The Half-Full (HF) will be high only when the net balance of words shifted into the FIFO exceeds the number of words shifted out by thirty-two or more (i.e., when the FIFO contains thirty-two or more words). The Almost-Full/Empty (AFE) flag will be HIGH when the FIFO contains fifty-six or more words or when the FIFO contains eight or fewer words (see Figures 9, 10, and 11).

Care should be exercised in using the status flags because they are capable of producing arbitrarily short pulses. For example, if

the FIFO contains thirty-one words, and SI and SO pulses are applied simultaneously, the HF flag may produce an arbitrarily short pulse, depending on the precise phase of SI and SO.

The flags will always settle to the correct state after the appropriate delay (e.g., T_{HFL}, T_{HFH} in this example). This property of the status flags will clearly be a function of the dynamic relation between SI and SO. Generally, the use of level-sensitive, rather than edge-sensitive, status detection circuits will alleviate this hazard.




Figure 1. Input Timing




Figure 2. The Mechanism of Shifting Data into the FIFO

- ① Input Ready HIGH indicates space is available and a Shift-In pulse may be applied
- ① Input Data is loaded into the first available memory location.
- Input Ready goes LOW indicating this memory location is full.
- Shift-In going LOW allows Input Ready to sense the status of the next memory location. The next memory location is empty as indicated by Input Ready HIGH.
- (3) If the FIFO is already full then the Input Ready remains low.

Note: Shift-In pulses applied while Input Ready is LOW will be ignored.




Figure 3. Data is Shifted in Whenever Shift In and Input Ready are Both HIGH

- ① FIFO is initially full.
- ② Shift In is held HIGH.
- ① Shift Out pulse is applied. An empty location is detected by the internal pointers on the falling edge of SO.
- ① As soon as Input Ready becomes HIGH the Input Data is loaded into this location.




Figure 4. Output Timing

- ① The diagram assumes that the FIFO contains at least three words: A-Data (first input word), B-Data (second input word), and C-Data (third input word).
- ① Output data changes on the falling edge of SO after a valid Shift-Out Sequence, i.e., OR and SO are both high together.




Figure 5. The Mechanism of Shifting Data Out of the FIFO

- ① Output Ready HIGH indicates that data is available and a Shift-Out pulse may be applied.
- ③ Shift-Out goes HIGH causing B-Data (second input word) to advance to the output register. Output data remains as valid A-Data while Shift-Out is HIGH.
- ① Output Ready goes LOW.
- ① Shift-out goes LOW causing Output Ready to go HIGH and new data (B) to appear at the data outputs.
- If the FIFO has only one word loaded (A-Data) then Output Ready stays LOW and the output data remains the same (A-Data).






Figure 6. tpT and topH Specification

- FIFO is initially empty.
- ② Shift-Out is held HIGH.
- ① Shift-In pulse applied. A full location is detected by the internal pointers on the falling edge of Shift-In
- As soon as Output Ready becomes HIGH, the word is shifted out.




Figure 7. Data is Shifted Out Whenever Shift Out and Output Ready are Both HIGH

- ① The internal logic does not detect the presence of any data in the FIFO.
- New data (A) arrives at the outputs.
- Output Ready goes HIGH indicating arrival of the new data.
- Since Shift Out is held HIGH, Output Ready goes immediately LOW.
- As soon as Shift Out goes LOW the Output Data is subject to change.
 Output Ready will go HIGH or remain LOW depending on whether there are any additional upstream words in the FIFO.




Figure 8. Master Reset Timing

① FIFO is initially full.




Figure 9. tmRHFL, tmRAEH Specifications

① FIFO intially has between 32 and 56 words.




Figure 10. tAEH, tAEL Specifications

① FIFO contains 9 words (one more than almost empty).




Figure 11. tafh, tafl Specifications

① FIFO contains 55 words (one short of almost full).







Figure 12. tHFL, tHFH Specifications

① FIFO contains 31 words (one short of half full).



Almost Full (AF) is eight words or less to FIFO full.
Almost Empty (AE) is eight words or less to FIFO empty

Figure 13. 192x15 FIFO






Figure 14. Application for 67C4033 "Slow and Steady Rate to Fast 'Blocked Rate' "

Note: Expanding the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

I_{CC} VS. FREQUENCY








Figure B. Cascadability

10

^tSIH

AMBIENT TEMPERATURE - °C

10

AMBIENT TEMPERATURE — °C

Programmable-Flags, 512 x 9 FIFO

DISTINCTIVE CHARACTERISTICS

- 512 x 9 RAM-based FIFO
- 25 and 35 ns access times
- Two fixed flags; full and empty
- Two programmable flags; programmable from 1 to 511
- Programmable polarity for all four flags
- Data, R, and W pinout compatible with industry-standard (720X) FIFOs
- Programmable depth mode

GENERAL DESCRIPTION


The Am4601 is a RAM-based CMOS FIFO that is 512 words deep with 9-bit wide words. It has two fixed flags, Full and Empty, and two programmable flags, programmable from 1 to 511 in increments of one.

The Am4601 can accept data and output data asynchronously and simultaneously at data rates from 0 to 28.5 MHz. The Am4601 has four programming registers which allow the user to program the two programmable flags, to program the polarity of each of the four flags, and to change the total usable depth of the FIFO.

The Am4601 data, \overline{R} and \overline{W} pinout is identical to industry standards 720X FIFOs.

The Am4601 is ideally suited for data buffering applications such as in communication, image processing, mass storage, DSP and printing systems. The programmable flags and the programmable depth mode of the Am4601 are especially useful for advance status signaling and message packing required for high performance systems.


BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Part Number	Am4601-25	Am4601-35
Access Time	25 ns	35 ns
Maximum Power Supply Current	90 mA	80 mA
Operating Frequency	28.5 MHz	22.2 MHz
Operating Range	Com'l	Com'l

CONNECTION DIAGRAMS Top View






Notes:

Pin 1 is marked for orientation for plastic packages.

NC: No Connection.

LOGIC SYMBOL



PIN DESCRIPTION

D₈-D₀

9-Bit Input Data

Q₈-Q₀

9-Bit Output Data

R

Active-Low Read Control

$\overline{\mathbf{w}}$

Active-Low Write Control

C/\overline{D}

Command/Data Selection

 C/\overline{D} =1: Enables writing to the programming registers (FIFO is empty and PB = 0) C/\overline{D} = 0: Enables writing to the

FIFO memory.

RS

Master Reset

Resets, when low, the FIFO address pointers, and initializes the programming registers to their default values.

FF

Empty Flag

Programmable polarity

FF

Full Flag

Programmable polarity

PF₀

Programmable Flag 0

Defaults to Almost Full (AF) upon reset.

PF1

Programmable Flag 1

Defaults to Almost Empty (AE) upon reset.

Vcc

Power Supply Pin

Input, +5 Volts

GND

Ground Supply Pin


Input, 0 Volts

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- a. Device rumber
 b. Speed Option (if applicable)
 c. Package Type
 d. Temperature Range
 e. Optional Processing



Am4601

Valid Combinations					
AM4601-25	50.10				
AM4601-35	AM4601-35 RC, JC				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released valid combinations.

FUNCTIONAL DESCRIPTION

The Am4601 Programmable-Flags CMOS FIFO is designed around a 512 x 9 dual-port static RAM array (see block diagram). Two dedicated address counters – read address pointer and write address pointer-facilitate the sequential FIFO operation. The address pointers roll over to address zero after reaching address 511.

Flag logic determines the difference between the Write and Read address pointers and generates the four status flags. The trip points of two programmable flags and the polarity of all four flags are programmed via the programming registers. The flag logic also prevents overwriting the FIFO when it is full and reading the FIFO when it is empty.

Resetting the FIFO is realized by pulsing the $\overline{\rm RS}$ pin. Both address pointers are initialized to zero and the programming registers return to their default vales.

For applications that require a FIFO of a different depth than 512, the Am4601 can be programmed to block writing when the programmable flag PF0 is asserted. Thus the Am4601 functions as a programmable-depth FIFO.

Resetting The FIFO

Upon power up, the FIFO must be initialized with a Reset cycle (See Figure 7). For a valid Reset cycle to occur, both the Read (\overline{R}) and Write (\overline{W}) must be HIGH through the low-to-high transition of the Reset (\overline{RS}) signal. The Reset cycle initializes the FIFO to an empty condition and the programming registers to a default state. Both address pointers are reset to zero, the programmable depth mode is disabled, and the Register Programming bit in register 3 (PB) is enabled to allow programming of the registers. The polarity of the Full flag, the Empty flag and programmable flag 0 is set to assertive-low, and the polarity of programmable flag 1 is set to assertive-high. PF0 is initialized to trigger at address 496 (\overline{AF}) and PF1 is set to trigger at 16 (\overline{AE}) .

Read / Write Operations

Am4601 read and write operations are controlled by $\overline{\mathbf{R}}$, $\overline{\mathbf{W}}$, and $\mathbf{C}/\overline{\mathbf{D}}$ control lines. $\overline{\mathbf{R}}$ controls the read operation, $\overline{\mathbf{W}}$ controls the write operation, and $\mathbf{C}/\overline{\mathbf{D}}$ the data into the FIFO memory or into the programming registers.

The falling edge of \overline{R} initiates the read cycle and valid data appears on the outputs (Q_0-Q_8) after the access time (t_A). Data remains valid until t_{dv} after the rising edge of \overline{R} and then the outputs go to high-impedance state. Cycling the \overline{R} also increments the Read address pointer. When the FIFO is empty, \overline{R} is ignored.

Data may be written into the FIFO memory $(C/\overline{D}=0)$ or into the programming registers $(C/\overline{D}=1)$, the FIFO is empty, and PB = 0). \overline{W} going low initiates the write cycle. Data on the input must be stable tos before and toh after the rising edge of \overline{W} .

When $C/\overline{D} = 1$, PB = 0, and the FIFO is empty, the data will be written into the programming registers. Otherwise the data will be written into the FIFO memory, and

the write address counter will be incremented. When the FIFO is full, or when the write blocking bit is set and the FIFO reaches the PF0 programmed limit, the \overline{W} signal is ignored.

A special case of write occurs when a write operation is initiated while the part is full. The next read will cause FF to go inactive, and data can then be latched into the FIFO twpF after the rising edge of FF (see Figure 11).

A special case of read occurs when a read operation is initiated while the part is empty. The data latched in by the next write will be accessed to ns after the rising edge of $\overline{\text{EF}}$. Read is held active, and cannot be deasserted until tape after the rising edge of $\overline{\text{EF}}$ (see Figure 10).

Flag Operation

After a Reset cycle the FIFO is empty and the flags reflect the FIFO's empty status and the flag defaults (\overline{EF} = 0, \overline{FF} = 1, $\overline{PF0}$ = 1, $\overline{PF1}$ = 0). After the first write operation, the Empty flag changes its state (to "not empty") following the rising edge of \overline{W} . $\overline{PF0}$ and $\overline{PF1}$ are asserted following the falling edge of the \overline{W} during the cycle that makes the number of words in the FIFO equal to the flag's programmed values. The Full flag changes its state (from "not full" to "full") after the falling edge of \overline{W} at the cycle that writes into the last location of the FIFO (see Figure 8).

When reading the first word out of a full FIFO, the Full flag changes its state (from "full" to "not full") after the rising edge of \overline{R} . PF0 and PF1 change their state following the rising edge of the \overline{R} during the cycle that makes the FIFO hold fewer words than the programmed value. When reading the last word from the FIFO the Empty flag changes status from "not-empty" to "empty" following the falling edge of \overline{R} (See Figure 9).

When asserted, the Full flag prevents any further write operations into the FIFO. Similarly, the Empty flag, when asserted, prevents any further read operations. When the FIFO is programmed as a programmable depth FIFO (Write Blocking Bit = 1), PFO, when asserted, prevents any further write operations into the FIFO. Thus, PFO serves in this mode as a Full flag.

PF0 and PF1 assertion is similar to the Full Flag. They are asserted following the falling edge of the Write which takes the FIFO to the programmed depth. They are deasserted on the rising edge of the Read which empties the FIFO to the programmed depth. PF0 and PF1 can be programmed to any value from 1 to 511. The value 0 is illegal for either PF0 or PF1.

During programming, the flags may change their states. The flags must be ignored during the programming sequence. The flags settle to their proper states following the fourth register write at the end of the programming sequence.

Programming the Flags

The Am4601 has four, 8-bit wide, programming registers that allow the programming of:

- Programmable flag 0 (PF0) value
- · Programmable flag 1 (PF1) value
- Write blocking bit (WB)
- Programming blocking bit (PB)

The four programming registers may be programmed after master reset or when the FIFO is empty and PB=0. The registers are programmed by four sequential write operations with $C/\overline{D} = 1$ (see Figures 5 & 6).

 C/\overline{D} = 1 routes the data from D_0 – D_7 inputs into the programming registers and prevents the FIFO's write address pointer from incrementing. A special register pointer increments automatically after each programming write operation and points to the next register. Figure 1 shows the data format of the programming registers

The four registers must be programmed in four sequential write operation. Stopping before the completion of four programming cycles will result in FIFO malfunction. The flags change their states during programming and must be ignored during these four cycles. The programming registers are write-only.




Figure 1. Programming Registers Format and Defaults



Register 0:

Stores the 8 LSB bits of Programmable flag 0 (PF0) location. A Reset cycle sets register 0 to the value 496 (16 words from full).

Register 1:

Stores the MSB location-bit of PF0 and the following control bits:

WB

Write Blocking control bit; enables write blocking with PF0.

WB = 1: Changes the PF0 flag to act as a FULL flag. The PF0 flag will block the write pulses to the FIFO after the flag is set. This feature can be used in applications where only a part of the 512 bytes is needed. In those applications the programmable FIFO is used as a programmable depth FIFO.

WB = 0: The PF0 flag has no control on the write pulses to the FIFO. The write pulses will be blocked only after the FULL flag is set.

After Reset, WB bit is 0.

PF0 Pol.

Selects the polarity of the PF0 programmable flag.

PF0 Pol = 0: The programmable flag will be asserted-low.

PF0 Pol = 1: The programmable flag will be asserted-high.

After Reset, PF0 Pol bit is 0.

FF Pol.

Selects the polarity of the FULL flag.

FF Pol. = 0: The FULL flag will be active-low.

FF Pol. = 1: The FULL flag will be active-high.

After Reset, FF Pol. bit is 0.

Register 2:

Stores the 8 LSB bits of Programmable flag 1 (PF1) location. After Reset PF1 is set to 16 (16 words from empty).

Register 3:

Stores the MSB bit of PF1 location and the following control bits:

PB

Programming Blocking Bit; enables blocking of programming.

PB = 0: The registers are programmed by writing to the FIFO while the C/D input is 1, while the FIFO is empty. With C/D = 1, writes to the registers while the FIFO is not empty will be addressed to the FIFO core array and not the registers. The registers can be accessed again after a master reset, or when the FIFO is empty. After a reset cycle the PB bit is 0.

PB = 1: PB = 1 disables any further writes to the registers. The programming registers cannot be written into until PB is reset to 0 by a Master reset. PB is set by writing into the register and is reset by a reset cycle.

PF1 Pol.

Selects the polarity of the PF1 programmable flag.

PF1 Pol. = 0: The programmable flag will be asserted-low.

PF1 Pol. = 1: The programmable flag will be asserted-high.

After Reset, PF1 Pol. bit is 1.

EF Pol.

Selects the polarity of the EMPTY flag.

EF Pol. = 0: The EMPTY flag will be active-low. EF Pol. = 1: The EMPTY flag will be active-high.

After reset, the EF Pol. bit is 0.

AFTER MASTER RESET

After master-reset the programming registers go to the following default values:

Register 0	1111	0001
Register 1	0 0 0 X	X X X 1
Register 2	0001	0000
Register 3	0 1 0 X	X X X 0

PF0: Is set at 497, asserted-low to act as an Almost Full, active-low flag (AF). When Low, PF0 will indicate that the FIFO has more than 496 words.

PF1: Is set at 16, asserted-high to act as an Almost Empty, active-low flag (AE). When Low, PF1 will indicate that the FIFO has less than 16 words in it.

Empty flag Polarity: Active-low

Full flag Polarity: Active-low

WB: The write block is reset to 0; i.e. the FIFO will be in normal operation mode.

PB: The programming block is reset to 0 to allow programming of the registers.

APPLICATIONS

The Am4601 programmable FIFO provides high speed data buffering for digital systems. The FIFO's programmable flags allow the system designer to optimize data throughput and to achieve better system performance. The most common uses of the programmable flags are advance system signaling of boundary conditions, and message packing. The programmable depth mode is useful to buffer complete messages of different lengths.

Programmable Flags for Advance System Signaling

In many systems data is generated or received by a subsystem with slow response time (The system may generate or receive data at one rate, but requires substantially longer time to stop, or start the data stream). For such a system, time must be allowed so that the system can react to the full or empty flags and prevent data loss due to writing into a full FIFO (or reading out of an empty FIFO). In many cases, the user uses the half full flag (HF) of a standard FIFO as a system level signal to stop and start the data flow. While this solution works in many applications, it has some drawbacks. The FIFO cannot be filled more than half way, resulting in inefficient use of a deeper (and costlier) FIFO where a less expensive, half-depth FIFO could be used. In other cases, the system is slowed to accommodate the time it takes to react to the flags. There, the system and the FIFO are not used to their best performance.

The Am4601 programmable flags are specifically designed to answer this application. The user may program the two programmable flags to trip at any point. Thus, if the FIFO is getting near to full condition, a programmable flag can be set to trigger at a desired number of cycles before the FIFO fills up. Thus, the system gets an early warning with enough time to react to the boundary condition flags (full and empty). At the same time, the FIFO and the system may run at full speed allowed by the data stream.

Programmable Flags for Message Packing

In other systems, throughput and performance are achieved by sending complete messages through the system data channels. The reason is that a substantial overhead is associated with establishing a communication channel. Be it a simple parallel bus, or a sophisticated communication trunk, it takes a long time for the arbitration circuits to grant a subsystem access to the communication channel. Passing a short, or partial message through the channel awards a small benefit for the hefty expense of arbitrating for the channel. A much more efficient use of communications channels is to send complete messages of preferred sizes.

When a FIFO is used at either side of a communication channel, the system may benefit from writing into the FIFO a complete message, or reading a complete message from it. Since a standard FIFO provides only empty, full, and half-full status flags, the system de-

signer is limited to using the FIFO for message lengths that fit into the FIFO status signals. Moreover, the FIFO can be used to contain one or two messages only.

Using the Am4601 programmable flags, the user can signal the system that space is provided to receive a message of a preferred length. Also, the flags may be used to tell the system on the either side that the FIFO contains at least one complete message for transmission. This way, the system throughput may be optimized using complete message transmission and reception.

Programmable Depth

Where a long string of data of a particular length needs to be received or transmitted, the Am4601 can have its depth altered. The Am4601 is then programmed to disallow further write operation once one of the programmable flags (PF0) is triggered. The FIFO depth can be therefore programmed to any length between 1 and 511. In this mode the full flag is replaced by the programmable flag.




Figure 2. Width-Expansion to Form a 512 x 18 FIFO




Figure 3. Bidirectional FIFO Mode



ABSOLUTE MAXIMUM RATINGS

Supply Voltage -0.5 to +7.0 V

All Signal Voltages -0.5 to +7.0 V

DC Output Current 20 mA

Power Dissipation 1.0 W

Operating Temperature -55 to +125°C

Storage Temperature -65 to +155°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Supply Voltage +4.5 to +5.5 V Operating Temperature 0 to +70°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameter			Com	mercial	
Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Юн	Output High Current	V _{OH} = 2.4 V, V _{CC} = 4.5 V	-2.0		mA
lou	Output Low Current	Vol. = 0.4 V, Vcc = 4.5 V	+6		mA
ViH	Input High Voltage	(Note 1)	2.0	Vcc + 0.5	٧
ViL	Input Low Voltage	(Note 1)		0.8	٧
lıx	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC} , V _{CC} = 5.5 V	-10	10	μА
loz	Output Leakage Current	GND ≤ Vout ≤ Vcc, Vcc = 5.5 V	-10	10	μА
Icc ₁	Static Operating Supply Current	GND ≤ Vouт ≤ Vcc. Vcc = 5.5 V (Note 2)		15	mA
lcc2	Dynamic Operating Current, (22.2 MHz Max.)	GND ≤ Vouт ≤ Vcc, Vcc = 5.5 V (Note 2)		80	mA
Іссз	Dynamic Operating Current, (28.5 MHz Max.)	GND ≤ V _{OUT} ≤ V _{CC} , V _{CC} = 5.5 V (Note 2)		90	mA

Notes:

- 1. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do no attempt to test these values without suitable equipment.
- 2. Icc measurements are made with outputs open.

CAPACITANCE (Note 3) ($V_{CC} = 5.0$, $T_A = 25^{\circ}$ C, f = 1.0 MHz)

Parameter Symbol	Parameter Descriptions	Test Conditions	Тур.	Unit
Cin	Input Capacitance	Vin = 0 V	5	pF
Соит	Output Capacitance	Vout = 0 V	7	PΓ

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified

Parameter		r		601-25	Am4601-35		
No.	Symbol Parameter Description		Min.	Max.	Min.	Max.	Unit
Write Ti	ming						
1	twc	Write Cycle Time	35		45		ns
2	twpw	Write Pulse Width	15		15		ns
3	twn	Write Recovery Time	8		10		ns
4	tos	Data Setup Time	15		15		ns
5	tон	Data Hold Time	2		2		ns
6	tas	C/D Setup Time	5		5		ns
7	tan	C/D Hold Time	0		0		ns
8	twff	Write LOW to Full Flag LOW/HIGH		30		30	ns
9	twpF	Write LOW to PF0, 1 asserted		45		45	ns
10	twer	Write HIGH to Empty Flag HIGH/LOW		30		30	ns
11	tw.z	Write HIGH to data bus at LOW-Z (Note 1) 10			10		ns
Read Ti	ming						
12	trc	Read Cycle Time	35		45		ns
13	ta	Access Time		25		35	ns
14	ter	Read Recovery Time	8		10		ns
15	tapw	Read Pulse Width	25		35		ns
16	trlz	Read LOW to data bus at LOW-Z (Note 1)		5		5	ns
17	tov	Data Valid from Read HIGH	5		5		ns
18	trhz	Read HIGH to data bus HIGH-Z (Note 1)		18		20	ns
19	tref	Read HIGH to Full Flag HIGH/LOW		30		30	ns
20	trpf	Read HIGH to PF0, 1 asserted		45		45	ns
21	tref	Read LOW to Empty Flag LOW/HIGH		30		30	ns
Reset T	iming						
22	trsc	Reset Cycle Time	35		45		ns
23	trs	Reset Pulse Width	25		25		ns
24	trss	Reset Setup Time	25		35		ns
25	trsr	Reset Recovery Time	10		10		ns
26	tefl	Reset to Empty and PF1 Flags LOW	35			45	ns
27	tffH	Reset to Full and PF0 Flags HIGH	35			45	ns
				L			


Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.



AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output loads	See Figure 4



* Includes jig and scope capacitances

Figure 4. AC Test Load

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

Am4601 6-129

SWITCHING WAVEFORMS




Figure 5. Read Timing Diagram




Figure 6. Write Timing Diagram




Figure 7. Reset Timing Diagram

SWITCHING WAVEFORMS




Figure 8. Flag Timing (Write Cycles) - Operated in Default Value




Figure 9. Flag Timing (Read Cycles) - Operated in Default Value




Figure 10. Read Data Flow-Through Mode




Figure 11. Write Data Flow-Through Mode

Am4701 BiFIFO



Dual 512 x 8 Bidirectional Parity Generator/Checker, Bypass Mode, Programmable AE/AF Flags

DISTINCTIVE CHARACTERISTICS

- Two 512x8 FIFO buffers
- Full and Empty Flags
- Built in parity checker/generator
- Programmable Interrupt request
- Generates and detects framing bit
- Low power consumption
- Bidirectional full duplex communication
- Programmable Almost-Full and Almost-Empty flags
- Bypass mode—Changes the Am4701 to a transceiver
- Bidirectional mailbox communication
- Byte detect on read


GENERAL DESCRIPTION

The Am4701 is a CMOS RAM-based, fully asynchronous, byte-wide bidirectional First In First Out (FIFO) device that is 512 words deep with 8-bit wide words in each direction. It contains two 512 x 9 FIFOs with the ninth bit in each array used for framing and parity functions.

The Am4701 can accept and output data asynchroously and simultaneously at data rates from 0 to 22.2 MHz for standard commercial temperature range products and 0 to 16.7 MHz for military temperature range APL products. Interrupt driven status flags are provided to signify Full, Empty and user programmable Almost Full and Almost Empty condition. Parity generation/checking, programmable interrupt requests, byte-detection, framing and port-to port communication through mail boxes are provided on chip. The Am4701 can also operate in Bypass Mode where it behaves like a transceiver.

The Am4701 is ideally suited for bidirectional interprocessor communication and data-buffering between a CPU and a peripheral device. The ability to buffer large transfers of data and its rate adaption capabilities make the Am4701 useful in communication, image processing, DSP and printing systems.

BLOCK DIAGRAM



11120-011A

Publication# 11120 Rev. C Amendment/0 Issue Date: March 1991


PRODUCT SELECTOR GUIDE


Part Number	Am4701-35	Am4701-45		
Access Time	35 ns	45 ns		
Maximum Power Supply	100 mA*	100 mA	120 mA	
Operating Range	Com'l	Com'l	Mil	

^{*} At 16.7 MHz

CONNECTION DIAGRAMS Top Views

DIPs* PLCC






Notes:

Pin 1 is marked for orientation for plastic packages.

NC: No Connection.

LOGIC SYMBOL



^{*} Pinout identical for both plastic and ceramic DIPs.




ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range e. Optional Processing



Am4701 Dual 512 x 8 Bidirectional Parity Generator/Checker, Bypass Mode, Programmable ÁE/AF Flags

Valid Combinations			
AM4701-35	DO 10		
AM4701-45	PC, JC		

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type d. Temperature Range
- e. Optional Processing



Am4701 Dual 512 x 8 Bidirectional Parity Generator/Checker, Bypass Mode, Programmable ÁE/AF Flags

Valid Combinations			
AM4701-45	/BXA		

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.

Group A Tests

Group A Tests consist of subgroups 1, 2, 3, 7, 8, 9 10, 11.

Military Burn-in

Military burn-in is in accordance with the current revision of MIL-STD 883, Test Method 1015, conditions A through E. Test conditions are selected at AMD's option.

PIN DESCRIPTION

DA7-DA0, DB7-DB0

8-bit bidirectional data bus for port A,B.

PARITY

Bidirectional parity/framing bit (Port B only)

RDA, RDB

Read input for port A or B. The falling edge of Read initiates a read from the FIFO or the internal registers. Both ports can be read simultaneously by RDA and RDB.

WRA, WRB

Write input to port A or B. The falling edge of Write initiates a write cycle. Both ports can write simultaneously by WRA and WRB.

C/D

Command/Data selection for port A or B. C/\overline{D} = High: Read or Write to the internal registers. C/\overline{D} = Low: Read or Write to the FIFO.

IRQA, IRQB

Interrupt request output of port A, B. The IRQ flag will be active low by any changes of status in the appropriate port and is reset by reading the status register of the same port. Each port's IRQ flag can be masked by its mask register.

Vcc

Power Supply Pin, Input, +5 Volts

GND

Ground Supply Pin, Input, 0 Volts

FUNCTIONAL DESCRIPTION

The Am4701 BiFIFO consists of two 512 x 8 FIFOs connected to provide bidirectional FIFO action between two data ports, A and B. One FIFO provides buffering in the direction from A to B; the other FIFO provides buffering from B to A. The Am4701 also provides a set of application specific support logic to support communication between microprocessors and peripheral devices. This logic includes the following functions:

- · Optional FIFO bypass for direct data transfer
- · 9th bit for framing bit generation and detect
- . Optional parity generate and detect on Port B
- · Optional parity error insertion as framing bit
- · Byte detect
- Mailbox registers
- Programmable Almost Empty and Almost Full flags
- · Read and write pointer reset
- · Interrupt on flag assertion

Operation of the Am4701 BiFIFO is controlled by two sets of registers, one for each port. Command registers in each set determine the operating mode for each port, and Status registers in each set indicate the status of chip operations. The remaining registers in each set provide data to support status bit generation. Though the registers will be reset to the default state during power up, it is recommended to always use the master reset to ensure proper operation. An interrupt pin is provided for each port. This pin can be activated by bits in its associated Status register and allow external hardware detection of a change in the status of the BiFIFO.

There are a variety of applications of the Am4701 BiFIFO. The bidirectional FIFO buffering feature simplifies CPU to CPU communication. The parity logic on Port B allows convenient communication between a CPU and a bus which requires parity generation and detection. The direct connect transceiver function provides efficient communication of command and status data between a CPU and a peripheral chip such as a disk

controller while the FIFO function provides efficient buffering of its high speed data.

Read/Write Operations

Am4701 read and write operations are controlled by \overline{RD} , \overline{WR} and C/\overline{D} control lines for each port. \overline{RD} gates BiFIFO data to the bus, and the rising edge of the WR signal latches data from the bus into registers or a FIFO in the Am4701.

The C/\overline{D} input selects the source or destination of the data. When C/\overline{D} is low, data is written into or read from the appropriate FIFO for that port, with one exception: when Port A is in the Bypass mode, data will be transferred directly between Port A and Port B, bypassing the FIFOs. When C/\overline{D} is high, data is written to or read from one of the registers in the port register set.

The register set for the Am4701 is shown in Table 1. All registers are read or written in a two cycle operation. The first cycle loads a Pointer register to select the register to be read, and the second cycle performs the read or write data transfer to the selected register. The Pointer register is cleared to zero by the data transfer cycle. Because the Pointer register is cleared to zero, the Status register may also be read directly in a single cycle. This is because the zero select code corresponds to the Status register. The Status register is therefore always selected and available to be read unless the Pointer register has been set to another value.

Table 1. Register Address Assignments

Reg Addrs	Write	Read
0	Pointer	Status
1	Command	Command
2	Mask	Mask
3	Byte Detect	Byte Detect
4	Outbound Mailbox	Outbound Mailbox
5	AE/AF	AE/AF
6	Reset Read Pointer	Inbound Mailbox
7	Reset Write Pointer	



Pointer Register

7	6	5	4	3	2	1	0
FB					A ₂	A ₁	Ao

11120-019A

The Pointer register contents select which register in the register set is to be read or written, as shown in Table 1. The Pointer register is a write-only register. All register accesses are performed in two consecutive cycles: reg-

ister select cycle and register data transfer cycle. The Pointer register is set by the register select cycle, and it is reset to zero by the completion of the data transfer cycle. The format of the Pointer register is as follows.

Bit Name Function

FB Framing Bit

Writes a framing bit into the FIFO. This bit is set by writing it twice to the Pointer register. An 80 (hex) code is written to select the Pointer register and an 80 code is written to the Pointer register during the transfer cycle.

register during the transfer cycle

A2-A0 Reg Select

Selects a register for read or write transfer per Table 1.

Command Register

	0	1	2	3	4	5	6	7
Command, Port A						BP	SH	MR
-								
Command, Port B				PO/PE	PE		SH	MR

11120-020A

The Command register sets the operating mode for each port. The Command register format for Port A and Port B are different. Port A can be put into Bypass mode,

and Port B can enable its parity generate/detect logic as well as determine its polarity. The format of the command registers is as follows.

Bit Name Function

MR

Master Reset Software master reset. Resets both FIFOs and the register sets on both ports. Either port can set the master reset bit. The MR bit in the command register must be written twice consecutively and the status register of the same port must be read to complete a master reset operation. This prevents accidental resets. Setting the MR in the command register sets the MR bit

in both status registers.

SH Shift Selects the FULL, EMPTY, AE and AF flags from the other port for display in the Status regis-

ter. This allows displaying current status of the other port.

BP Bypass mode select (Port A only). See Bypass mode section.

PEN Parity Enable Parity generate and check enable. (Port Bonly.) When this bit is set, the parity logic on Port B

generates and checks bus parity at the Port B I/O inputs. See Parity Generate and Check

section.

PO/PE Odd/Even Parity Odd or Even select. PO/PE = 1 for odd parity, PO/PE = 0 for even.

Status Register

7	6	5	4	3	2	1	0
MR	FULL	EMPT	AF	AE	MB	BDT	PE/FD

11120-021A

The Status register indicates the status of various conditions on its associated port. The bits in the status register will be set automatically when those conditions occur and will activate the IRQ pin for the appropriate port. Reading the Status register will clear the PE/FD, MR, and the BDT bits. The mailbox bit is cleared by reading the Inbound Mailbox register. FULL, EMPTY, AF, and AE are cleared by reading the status register provided the condition making the bit go true ceased to exist. If the

condition causing the bit the be set is still prevalent, then reading the status counter makes these bit "dynamic" and reflect the real condition of the FIFO until the FIFO exits and re-enters that condition. Then, the \overline{IRQ} signal and the appropriate bit will be asserted again. Note that when the Shift bit in the Command register is a one, the Status register will display the FULL, EMPTY, AF, end AE flags for the other port. The format of the Status register is as follows.



Bit MR	Name Master Reset	Function Set when either port has issued a master reset. The MR bit will be cleared by reading the status register.
FULL	Full	Outbound FIFO is full. Write command will be ignored as long as the FIFO is full. The flag is cleared by reading the status register and reading the FIFO in either order (see explanation above). The flag is also cleared by MR.
EMPT	Empty	Inbound FIFO is empty. Read command will be ignored as long as the FIFO is empty. The flag is cleared by reading the status register and writing to the FIFO in either order (see explanation above). The flag is also cleared by MR.
AF	Almost Full	Outbound FIFO is almost full. Set when the FIFO reaches or exceeds the depth limit programmed into the AE/AF register. Cleared by reading the status register and making the FIFO go below the depth limit (see explanation above). The flag is also cleared by MR.
AE	Almost Empty	Inbound FIFO is almost empty. Set when the FIFO reaches or is under the depth limit programmed into the AE/AF register. Cleared by reading the status register and making the FIFO go above the depth limit (see explanation above). The flag is also cleared by MR.
МВ	Mailbox	The Inboard Mailbox register has been written into by the other port. Cleared by reading the Inbound Mailbox register or by MR.
BDT	Byte Detect	Set when the data at the output of the inbound FIFO matches the data in the Byte Detect register. Cleared by reading Status reg or MR.
PE/FD	Parity Error/ Frame Detect	Set by the 9th bit of the inbound FIFO. Indicates a framing bit or Frame Detect parity error was inserted into the FIFO by the other port. Cleared by reading Status reg or MR.

Mask Register

7	6	5	4	3	2	1	0
	FULL	EMPT	AF	AE	МВ	BDT	PE/FD

11120-022A

The Mask register masks the bits of the Status register which will generate the interrupt request, \overline{IRQ} . The bits are set by the appropriate conditions but do not trigger the \overline{IRQ} signal if masked out. A one in the Mask register enables interrupt by the corresponding bit in the Status

register; a zero in the Mask register disables it. The MR bit of the Status register is unmaskable and will always cause an interrupt when set. The bit definitions for the Mask register are the same as for the Status register.

Byte Detect Register

7	6	5	4	3	2	1	0
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀

11120-023A

The Byte Detect register contains a programmable byte to be detected while reading the FIFO. When the data being read from the FIFO matches the contents of the

Byte Detect register, the BDT flag in the Status register is set.



AE/AF Register

7	6	5	4	3	2	1	0
AF ₃	AF ₂	AF ₁	AF ₀	AE ₃	AE ₂	AE ₁	ΑEο

11120-024A

The contents of the AE/AF register defines the limits for the Almost Empty and Almost Full flags. Limit programming is done in increments of 16. A code of 0 (hex) for either limit corresponds to 16 for the Almost Empty flag and (512–16) for the Almost full flag. A code of F for either limit corresponds to 256 for the Almost empty flag and (512–256) for the Almost Full flag. Master reset will set this register corresponding to a limit of 16 for both AE and AF. In this case, AF will set at 16 writes before full, and AE will set at 16 reads before empty.

Bit Name Function

AF₃₋₀ Almost Full Almost Full limit code: 0000 = 16, 0001 = 32, etc. 1111 = 256.

AE₃₋₀ Almost Empty Almost Empty limit code: 0000 = (512-16), 0001 = (512-32), etc.

Outbound Mailbox Register

7	6	5	4	3	2	1	0
D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	Do

11120-023A

Each port has an 8-bit mailbox where it can receive messages from the other port. The mailbox for a given port is called the Inbound Mailbox. The mailbox for the other port is called the outbound Mailbox. The Outbound Mailbox register is the mailbox register for the other port. This register is written into when a message is to be sent to the other port. Writing to this register will cause the MB bit to be set in the Status register of the other port

and will cause a mailbox interrupt on that port if enabled by its Mask register.

The Outbound Mailbox register can be read as well as written. The contents of the Outbound Mailbox register will be cleared to zero and zeros will be read back when the other port reads its Inbound Mailbox register. This can be used to determine whether the other port has received the message.

Inbound Mailbox Register

7	6	5	4	3	2	1	0
D ₇	D ₆	D₅	D4	D ₃	D ₂	D ₁	D ₀

11120-023A

The Inbound Mailbox register receives 8-bit messages from the other port. The other port sends a message by writing into its Outbound Mailbox register. The message thus written appears in the Inbound Mailbox for this port.

When the mailbox register has been written into, the MB bit is set in the Status register. The MB bit is reset and the mailbox register is cleared to zeros when the Inbound Mailbox register is read.

FIFO Read and Write Pointer Reset

The read pointer for the inbound FIFO and the write pointer for the outbound FIFO can be reset by writing with the appropriate register select code. The operation requires two cycle as for any other register write operation: address latching and a (dummy) write. No data is actually transferred, but the appropriate pointer is reset. Resetting the write pointer allows overwriting a block

that may have contained bad data. Resetting the read pointer allows rereading a block.

Resetting the read or write pointers may cause erroneous AF and AE flags. Only a master reset will cause correct AF and AE flags. It is recommended that the AF and AE flags be masked by the Mask register when using these pointer reset commands.

Master Reset

The master reset operation resets both FIFOs and the register sets on both ports. Either port can initiate a master reset operation. The MR bit in the command register must be written twice consecutively and the status regis-

ter of the same port must be read to complete a master reset operation. This prevents accidental resets. Setting the MR in the command register sets the MR bit in both status registers. A master reset sequence is outlined below:

Port 1

Port 1 writes a 1 into the MR bit of the command register (a 2-cycle register operation).

Port 1 writes a 1 into the MR bit of the command register (a 2-cycle register operation) again.

Both IRQ signals are asserted The MR bits in both status registers are set

Port 2

If port 2 reads its status register, its IRQ signal will be deasserted. The MR bit in the status register will not be cleared.

Port 1 reads its status register

The master reset operation is complete

Port 1 IRQ signal is deasserted The MR bit of port 1's status register is cleared.

If port 2 has already read its status register, the MR bit will now be cleared.

If port 2 has not read its status register yet, both $\overline{\text{IRQ}}$ and the MR bit will be cleared once port 2 reads it.

After a master reset, the Am4701 will come up in the default state described below.

- · Both FIFOs cleared to empty
- · Command registers cleared
 - Port A Bypass mode disabled
 - Port B Parity generate and detect disabled
- AE/AF register cleared to zero: i.e., AF and AE flags set to 16
- · Mask registers set to Full and Empty flags only enabled
- IRQ is reset on both ports due to Master Reset (despite Empty condition on both ports)

The registers will typically be reset to the default state by power up; however, this power up reset cannot be guaranteed. Therefore, a Master Reset should always be performed after power up to insure proper operation.

Status Interrupts

If a condition for an interrupt occurs, the corresponding bit in the status register will be automatically set. If that bit is enabled by its corresponding bit in the Mask register, the $\overline{\mbox{IRQ}}$ signal for that port will be asserted. Reading the status register clears the $\overline{\mbox{IRQ}}$ signal and may clear the bit in the Status register as well. One exception is the MB, Mailbox bit which can only be cleared by reading the Inbound Mailbox register.

Status register interrupts are used to signal the CPU on a port that something interesting has happened rather than having to continually poll for activity.

Framing Bit

The FIFOs in the Am4701 are 512×9 in organization. Eight data bits communicate with the external port data buses; the ninth bit is used as a framing bit to identify natural divisions in the data. The Framing bit can be set by writing to the Pointer register with the FB bit set to one. Two write operations are required, one to set the address and one to set the framing bit (like any other register access). Both operations are performed with 1 in the FB location and address 0. This will cause a one to be written to the ninth FIFO bit when the other eight



FIFO data bits are written. The Framing bit is reset to zero when the word is written into the FIFO.

When the eight bits of data are read from the FIFO, the Framing bit is written into the FB bit of the Status register. If the Framing bit is a one and the corresponding Mask register bit is set, an interrupt will be generated. The Framing bit can thus be used to signal the receiving port that a block of data has been received, for example.

Port B has additional capability for setting the Framing bit. If Port B parity generation and detect is not enabled and if the Parity input pin is high during a Port B FIFO write, the Framing bit will be set. This allows hardware generation of the Framing bit.

Parity

The Am4701 has built-in parity generate and parity check logic for port B. The parity generate and check logic simplifies interfacing the Am4701 to a bus with byte parity. Parity generation for data being read from the FIFO and written to the bus provides the required bus parity bit along with the eight bits of bus data. Parity check logic for data being read from the bus and written into the FIFO provides the required parity checking on the data received from the bus.

Parity Generate

Port B parity generate and check logic is enabled by a bit in the Port B Command register. A corresponding bit in the Command register defines the parity sense: odd or even. When this logic is enabled, parity is generated for data being read from the FIFO on port B.

Parity check

When Port B's parity generate and check bit in the command register is set, data coming into the FIFO on port B will be checked for parity. If parity error is detected port B's IRQ and parity error bit will be set. The FIFO will automatically attach an error bit to the word in error and

when this word comes out of port A, port A's IRQ and parity error bit will be set. This will allow the recipient of the data to recognize the word in error and to act accordingly.

Port A Bypass Mode Data Transfer

The Bypass mode allows Port A to bypass the FIFOs and directly control the Port B data bus. In this mode, the Am4701 functions as a transceiver-similar to a 74LS245. In this mode, data written to Port A will be gated directly onto the Port B data bus. Reading Port A data will read the state of the Port B data bus lines. The truth table for this operation is shown in Table 2.

Bypass mode allows a CPU on Port A to control a peripheral chip such as a disk controller on Port B. The CPU typically requires direct access to the command and status registers of the disk controller chip to set up a disk I/O operation. Once the operation is begun, the FIFOs are used to buffer the high speed disk data. By providing the Bypass mode, the Am4701 allows this communication without requiring external logic.

Also, the Bypass mode allows port A to read from and write into port B's register set. This feature is useful in applications where one port has "intelligent" control and the other port is a "slave" only.

The Bypass mode supports the following operations (see table):

Data transfer from port B to port A (Port A read)

Data transfer from port A to port B (port A write)

Port A access of port A registers

Port A access of port B's registers

Port A access of port B's registers is performed in two cycles just like an ordinary register access with the exception that port A's C/\overline{D} signal is held Low and port B's C/\overline{D} is held High during both register address latching and register data transfer.

Table 2. Bypass Mode Truth Table

Function	RDA	WRA	C/DA	RDB	WRB	C/DB
Writing data from Port A to Port B Bus.	H	L	L	Х	Х	L
Reading data from Port B to Port A Bus.	L	Н	L	Х	Х	L
Writing data to Port A registers.	Н	L	Н	X	Х	Х
Reading data from Port A's reg'rs to Port A.	L	Н	Н	Х	х	Х
Writing data from Port A to B registers.	Н	L	L	н	L	н
Reading data from B registers to Port A.	L	н	L	L	Н	Н

Mailbox Operations

Each port has an 8-bit mailbox where it can receive messages from the other port. The mailbox for a given port is called the Inbound Mailbox. The mailbox for the other port is called the outbound Mailbox. The Outbound Mailbox register is the mailbox register for the other port. This register is written into when a message is to be sent to the other port. Writing to this register will cause the MB bit to be set in the Status register of the other port and will cause a mailbox interrupt on that port if enabled by its Mask register.

The Outbound Mailbox register can be read as well as written. The contents of the Outbound Mailbox register will be cleared to zero and zeros will be read back when the other port reads its Inbound Mailbox register. This can be used to determine whether the other port has received the message.

An example of the mailbox passing protocol is given below

Port 1

Port 1 writes a message byte to Port 2 by writing to its Outbound Mailbox register

Port 1 reads the message it wrote in its Outbound Mailbox register. If all bits are zero, Port 2 must have read its mail.

.... Ready for next message

Port 2

Port 2 IRQ signal is asserted and MB bit set

Port 2 reads its Status register and recognizes the MB bit. The IRQ signal is reset.

Port 2 reads its Incoming Mailbox. The mailbox register, and the MB bit are reset.



APPLICATIONS

The Am4701 provides bidirectional buffering of high speed digital data. Its application support logic makes it well suited to providing communication between two CPUs, between a CPU and a bus and between a CPU and a peripheral device.

An example of a simple 8-bit CPU-to-CPU connection is shown in Figure 1. In this case, parity is not used, and a simple, high speed communication path is set up using a single chip.

WR

RD

Figure 2 shows an example of the Am4701 used to provide communication between a CPU and a bus with byte parity. In this case, the parity generation and check logic available on Port B is used to provide the parity generation and checking required by the bus. The Am4701 provides this function without requiring any external logic, representing a savings in chip count, board space and complexity.




Figure 1. CPU-CPU Communication

CARD #1

CPU #1

PORT A Am4701

PORT B

IRQ

C/D WR RD

8 BIT

8 BIT

8 BIT

PARITY BIT

11120-026A

PE

PARITY


GENER /CHECK 11120-025A

Figure 2. CPU-CPU Communication With Parity

Am4701 6-145

In Figure 3, the Am4701 is used as a single chip interface between a CPU and a peripheral device such as a disk controller chip. The Am4701 provides a number of benefits in this single chip communication design. The Bypass mode allows the CPU to set up both the registers in the peripheral device as well as the Port B register set of the Am4701. The bidirectional FIFO function provides buffering of data at rates up to 16 megabytes/sec-

ond. Finally, the interrupt function provides direct indication to the CPU of data transfer status of the peripheral device, allows the CPU to set up the most efficient mode of processing by exception, and provides control information to the peripheral interface logic (the PAL) to allow it to sequence the peripheral device in a direct manner



11120-027A

Figure 3. CPU-Peripheral Communication with Bypass



ABSOLUTE MAXIMUM RATINGS

Supply Voltage -0.5 to +7.0 V
All Signal Voltages -0.5 to +7.0 V
DC Output Current 20 mA
Power Dissipation 1.0 W
Operating Temperature -55 to +125°C
Storage Temperature -65 to +155°C

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Absolute maximum ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Commercial (C) Devices

Supply Voltage +4.5 to +5.5 V Operating Temperature 0 to +70°C

Military (M) Devices*

Supply Voltage +4.5 to +5.5 V Case Operating Temperature +55 to +125°C

Operating ranges define those limits between which the functionality of the device is guaranteed.

* Military product 100% tested at $T_C = +25^{\circ}C$, $+125^{\circ}C$, and $-55^{\circ}C$.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1,2, 3 are tested unless otherwise noted).

Parameter			C	OM'L	М	IL	
Symbol	Parameter Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
Іон	Output High Current	V _{OH} = 2.4 V, V _{CC} = 4.5 V	-2.0		-2.0		mA
lol	Output Low Current	V _{OL} = 0.4 V, V _{CC} = 4.5 V	+6.0				mA
ViH	Input High Voltage	(Note 1)	2.0	Vcc + 0.5		Vcc + 0.5	٧
ViL	Input LOW Voltage	(Note 1)		0.8		0.8	>
lıx	Input Leakage Current	GND≤Vin ≤ Vcc Vcc = 5.5 V	-10	10	-10	10	μА
loz	Output Leakage Current	GND≤Vout ≤ Vcc Vcc = 5.5 V	-10	10	-10	10	μА
Icc1	Static Operating Supply Current	GND ≤Vout ≤ Vcc Vcc = 5.5 V (Note 2)		15		20	mA
Icc2	Dynamic Operating Current, (16.7 MHz Max.)	GND ≤Vout ≤ Vcc Vcc = 5.5 V (Note 2)		100		120	mA
Іссз	Dynamic Operating Current, (22.5 MHz Max.)	GND ≤Vout ≤ Vcc Vcc = 5.5 V (Note 2)		120		N/A	mA

Notes:

- V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 2. Icc measurements are made with outputs open.

CAPACITANCE (Note 3) ($V_{cc} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, f = 1.0 MHz)

Parameter Symbol	Parameter Descriptions	Test Conditions	Тур.	Unit
Cı	Input Capacitance	VIN =0 V	5	ρF
Cvo	Input/Output Capacitance	V _{VO} = 0 V	7	7 PF

Note:

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



AC SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherise noted*)

No. (Note 5) Symbol Description Min. Max. Min. Min. Max. Min. Min. Read Cycle Parameters				CC	M'L	COM	L/MIL	
Read Cycle Parameters	No.			35	ns ns	45	ns	
1 trac Read cycle time 45 60 2 trad Read Access time 35 3 trap Read Access time with Parity 45 4 trap Read Pulse width 35 45 5 trap Read Recovery time 10 15 6 toH Output Hold after RD 5 5 7 tLZ RD Low to Output Active 5 5 8 tHZ RD High to Output Disable 25 5 9 tAH C/D Hold time after RD or WR 5 5 5 10 tas C/D Setup Time to RD or WR 5 5 5 10 tas C/D Setup Time to RD or WR 5 5 5 11 tracs Write End to Begin Read (Note 4) 20 30 30 Write Cycle Parameters 12 trach Read End to Begin Write (Note 4) 20 30 30 13 twc Write Cycle Time 45 60<	(Note 5)	Symbol	Description	Min.	Max.	Min.	Max.	Unit
2 ItAA Read Access time 35 45 3 ItAAP Read Access time with Parity 45 45 4 ItAPW Read Pulse width 35 45 5 ItAR Read Recovery time 10 15 6 toH Output Hold after RD 5 5 7 ItZ RD Low to Output Active 5 5 8 ItHZ RD High to Output Disable 25 5 9 ItAH C/D Hold time after RD or WR 5 5 5 10 ItAS C/D Setup Time to RD or WR 5 5 5 10 ItAS C/D Setup Time to RD or WR 5 5 5 11 ItACS Write End to Begin Read (Note 4) 20 30 30 Write Cycle Parameters 12 ItACH Read End to Begin Write (Note 4) 20 30 30 13 ItWC Write Cycle Time 45 60 45 <td< td=""><td>Read Cy</td><td>cle Param</td><td>eters</td><td></td><td></td><td></td><td></td><td></td></td<>	Read Cy	cle Param	eters					
3 trap Read Access time with Parity 45 4 trapw Read Pulse width 35 45 5 tran Read Recovery time 10 15 6 toH Output Hold after RD 5 5 7 tLZ RD Low to Output Active 5 5 8 tHZ RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 5 10 tas C/D Setup Time to RD or WR 5 5 11 tasc C/D Setup Time after RD or WR 5 5 11 tasc C/D Setup Time after RD or WR 5 5 11 tasc C/D Setup Time to RD or WR 5 5 11 tasc C/D Setup Time to RD or WR 5 5 12 track Read End to Begin Read (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20	1	trc	Read cycle time	45		60		ns
4 tRPW Read Pulse width 35 45 5 tRR Read Recovery time 10 15 6 toH Output Hold after RD 5 5 7 ttZ RD Low to Output Active 5 5 8 tHZ RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 5 10 tAS C/D Setup Time to RD or WR 5 5 10 tAS C/D Setup Time to RD or WR 5 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 30 30 Write Cycle Parameters 20 30 30 12 tRCH Read End to Begin Write (Note 4) 20 30 30 13 twc Write Cycle Time 45 60 45 14 twr Write Pulse Width 20 30	2	tra	Read Access time		35		45	ns
5 tar Read Recovery time 10 15 6 toH Output Hold after RD 5 5 7 tLZ RD Low to Output Active 5 5 8 tHZ RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 5 10 tas C/D Setup Time to RD or WR 5 5 11 tacs Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tach Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 30 15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twr Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Tim	3	trap	Read Access time with Parity		45		55	ns
6 toH Output Hold after RD 5 5 7 tLZ RD Low to Output Active 5 5 8 tHZ RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 5 10 tAS C/D Setup Time to RD or WR 5 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 30 15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 45 55 60 18 twll_L Wri	4	trpw	Read Pulse width	35		45		ns
7 tLz RD Low to Output Active 5 5 8 tHz RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 5 10 tAS C/D Setup Time to RD or WR 5 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Oycle Time 45 60 14 twp Write Pulse Width 20 30 15 tow Data Setup time to WR 20 30 16 toh Data Hold Time after WR 0 5 17 twa Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twlll Write low to IRQ low (FULL flag)	5	trr	Read Recovery time	10		15		ns
8 tHZ RD High to Output Disable 25 9 tAH C/D Hold time after RD or WR 5 10 tAS C/D Setup Time to RD or WR 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 30 15 tDW Data Setup time to WR 20 30 16 tDH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 tw.LL Write low to IRQ low (FULL flag) 45 21 tw.LL Write low to IRQ low (AF flag) 55 22 tw.HL Write high to IRQ low (FULL flag) 35 <td< td=""><td>6</td><td>tон</td><td>Output Hold after RD</td><td>5</td><td></td><td>5</td><td></td><td>ns</td></td<>	6	tон	Output Hold after RD	5		5		ns
9 tAH C/D Hold time after RD or WR 5 5 10 tAS C/D Setup Time to RD or WR 5 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 tw.lill Write low to IRQ low (FULL flag) 45 2 21 tw.lill Write low to IRQ low (AF flag) 55 5 22 tw.lill Write high to IRQ low (AF flag) 35 35 23 tRHIH Read low	7	tız	RD Low to Output Active	5		5		ns
10 tAS C/D Setup Time to RD or WR 5 5 11 tRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tow Data Setup time to WR 20 30 16 toh Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twLLL Write low to IRQ low (FULL flag) 45 2 21 twLLL Write low to IRQ low (AF flag) 55 5 22 twHIL1 Write high to IRQ low (AF flag) 35 35 23 tRHIH Read status high to IRQ low (AF flag) 45 45 24	8	tHZ	RD High to Output Disable		25		30	ns
TRCS Write End to Begin Read (Note 4) 20 30 Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twLLL1 Write low to IRQ low (FULL flag) 45 2 21 twLLL2 Write low to IRQ low (AF flag) 55 5 22 twHIL1 Write high to IRQ low (AF flag) 35 3 23 tRHIH Read status high to IRQ low (AF flag) 45 45 24 tRLIL1 Read low to IRQ low (AF flag) 55 5 <td>9</td> <td>tah</td> <td>C/D Hold time after RD or WR</td> <td>5</td> <td></td> <td>5</td> <td></td> <td>ns</td>	9	tah	C/D Hold time after RD or WR	5		5		ns
Write Cycle Parameters 12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twLIL1 Write low to IRQ low (FULL flag) 45 55 21 twLIL2 Write low to IRQ low (AF flag) 55 55 22 twHIL1 Write high to IRQ low (AF flag) 35 35 23 tRHIH Read low to IRQ low (EMPTY flag) 45 60 24 tRLIL2 Read low to IRQ low (AE flag) 55 55	10	tas	C/D Setup Time to RD or WR	5		5		ns
12 tRCH Read End to Begin Write (Note 4) 20 30 13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tpw Data Setup time to WR 20 30 16 tph Data Hold Time after WR 0 5 17 twn Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twlill Write low to IRQ low (FULL flag) 45 21 twlill Write low to IRQ low (AF flag) 55 22 twlill Write high to IRQ low 35 23 trill Read low to IRQ low (EMPTY flag) 45 24 trill Read low to IRQ low (AE flag) 55	11	trcs	Write End to Begin Read (Note 4)	20		30		ns
13 twc Write Cycle Time 45 60 14 twp Write Pulse Width 20 45 15 tpw Data Setup time to WR 20 30 16 tph Data Hold Time after WR 0 5 17 twn Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twl.L1 Write low to IRQ low (FULL flag) 45 2 21 twl.L2 Write low to IRQ low (AF flag) 55 2 22 twl.L1 Write high to IRQ low 35 35 23 trill Read status high to IRQ high 35 35 24 trl.L1 Read low to IRQ low (EMPTY flag) 45 55 24 trl.L1 Read low to IRQ low (AE flag) 55 55	Write Cy	cle Param	eters	•	•			
14 twp Write Pulse Width 20 45 15 tpw Data Setup time to WR 20 30 16 tph Data Hold Time after WR 0 5 17 twn Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twl.L1 Write low to IRQ low (FULL flag) 45 2 21 twl.L2 Write low to IRQ low (AF flag) 55 5 22 twHIL1 Write high to IRQ low 35 35 23 trill Read status high to IRQ low (EMPTY flag) 45 45 24 trill RLIL1 Read low to IRQ low (AE flag) 55 55 24 trill RLIL2 Read low to IRQ low (AE flag) 55 55	12	tпсн	Read End to Begin Write (Note 4)	20		30		ns
15 tow Data Setup time to WR 20 30 16 toH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twLiL1 Write low to IRQ low (FULL flag) 45 21 21 twLiL2 Write low to IRQ low (AF flag) 55 55 22 twHiL1 Write high to IRQ low 35 35 23 tRHIH Read status high to IRQ high 35 35 24 tRLIL1 Read low to IRQ low (EMPTY flag) 45 55 24 tRLIL2 Read low to IRQ low (AE flag) 55 55	13	twc	Write Cycle Time	45		60		ns
16 tDH Data Hold Time after WR 0 5 17 twR Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twLiL1 Write low to IRQ low (FULL flag) 45 21 21 twLiL2 Write low to IRQ low (AF flag) 55 55 22 twHIL1 Write high to IRQ low 35 35 23 tRHIH Read status high to IRQ high 35 35 24 tRLIL1 Read low to IRQ low (EMPTY flag) 45 55 24 tRLIL2 Read low to IRQ low (AE flag) 55 55	14	twp	Write Pulse Width	20		45		ns
17 twn Write Recovery Time 10 15 18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twl.L1 Write low to IRQ low (FULL flag) 45 21 twl.L2 Write low to IRQ low (AF flag) 55 22 twHIL1 Write high to IRQ low 35 23 tRHIH Read status high to IRQ high 35 24 tRLIL1 Read low to IRQ low (EMPTY flag) 45 24 tRLIL2 Read low to IRQ low (AE flag) 55	15	tow	Data Setup time to WR	20		30		ns
18 tFL Fall Through Time 45 60 IRQ and Flag Timing 21 twl.l.1 Write low to IRQ low (FULL flag) 45 25 21 twl.l.2 Write low to IRQ low (AF flag) 55 25 22 twll.1 Write high to IRQ low 35 35 23 trill Read status high to IRQ high 35 35 24 trill Read low to IRQ low (EMPTY flag) 45 45 24 trill Read low to IRQ low (AE flag) 55 55	16	tрн	Data Hold Time after WR	0		5		ns
IRQ and Flag Timing 21	17	twn	Write Recovery Time	10		15		ns
21 twl.il.1 Write low to IRQ low (FULL flag) 45 21 twl.il.2 Write low to IRQ low (AF flag) 55 22 twhil.1 Write high to IRQ low 35 23 trilih Read status high to IRQ high 35 24 trilil.1 Read low to IRQ low (EMPTY flag) 45 24 trilil.2 Read low to IRQ low (AE flag) 55	18	tFL	Fall Through Time	45		60		ns
21 tw.II.2 Write low to IRQ low (AF flag) 55 22 tw.HIL1 Write high to IRQ low 35 23 tr.HIH Read status high to IRQ high 35 24 tr.LIL1 Read low to IRQ low (EMPTY flag) 45 24 tr.LIL2 Read low to IRQ low (AE flag) 55	IRQ and	Flag Timii	ng	***************************************				
22 twHIL1 Write high to IRQ low 35 23 trahih Read status high to IRQ high 35 24 tralil Read low to IRQ low (EMPTY flag) 45 24 tralil Read low to IRQ low (AE flag) 55	21	twLIL1	Write low to IRQ low (FULL flag)		45		55	ns
23 tribin Read status high to IRQ high 35 24 tribin Read low to IRQ low (EMPTY flag) 45 24 tribin Read low to IRQ low (AE flag) 55	21	twLIL2	Write low to IRQ low (AF flag)		55		75	ns
24 trill Read low to IRQ low (EMPTY flag) 24 trill Read low to IRQ low (AE flag) 55 55	22	twHIL1	Write high to IRQ low		35		45	ns
(EMPTY flag) 24 trll Read low to IRQ low (AE flag) 55	23	trhih	Read status high to IRQ high		35		45	ns
	24	tRLIL1			45		55	ns
25 town Road high to IRO law	24	tRLIL2	Read low to IRQ low (AE flag)		55		75	ns
23 TRHIL Read High to Inc. low 35	25	trhil	Read high to IRQ low		35		45	ns
26 trlih Read low to MB flag reset 35	26	trlih	Read low to MB flag reset		35	- Marian Carrent Land And Andrews	45	ns
Bypass Timing	Bypass	Timing			J			
27 t _{FLB} Flow Through Delay (Bypass) 45 60			Flow Through Delay (Bypass)	45	I	60		ns

Notes:

^{4.} This parameter refers to read/write on the same port.


^{5.} Switching Waveforms Reference numbers.

^{*} Subgroups 7 and 8 apply to functional tests.



AC TEST CONDITIONS

Input pulse levels	GND to 3.0 V
Input rise and fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V
Output loads	See AC Test Load



11120-015A

AC Test Load


KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>> ≪<	Does Not Apply	Center Line is High Impedence "Off" State
		KS000010

Am4701 6–149


^{*} Includes jig and scope capacitances

SWITCHING WAVEFORMS



11120-016A


Read Timing



11120-017A

Write Timing

SWITCHING WAVEFORMS



11120-018A

IRQ Timing



674219

FIFO RAM Controller


Features/Benefits

- · High-speed, no fall-through time
- Deep FIFOs—16-bit SRAM address
- Arbitration read/write
- · Control signals for data latching
- Full, Half-Full, Empty, Almost flags for buffer sizes from 512 to 64 K
- Three-state outputs

Applications

- LAN equipment
- Data communication
- Disk/tape controllers
- Host-to-dedicated-processor interface

Pin Configuration



Ordering Information


Part	Package		Packa	kage	
Number	Pins	Туре	Temperature		
674219	40	CD 040	Com		

Description

The 674219 FIFO RAM Controller provides addressing control, status, and arbitration for a static RAM array used as a First-In-First-Out (FIFO) buffer. The sixteen address lines can address a FIFO buffer area ranging from 512 to 65,536 static RAM words. Control signals including W (the write enable signal for the static RAMs), handshaking signals for the read and write ports, and strobes for external data latching.

The 674219 allows single-port static RAMs to resolve read and write request conflicts according to priority rules selected via the Priority-on-Read (PR) and Priority-on-Write (PW) inputs. If priority is given to either port, or if only one port is used, the maximum data rate through that port is 10 MHz.

Block Diagram



Definition of Terms

LATCHED A request has been received by the 674219 on one of its ports. The request has been internally latched, but not sampled.

SAMPLED The state of a latched request when it has been internally synchronized.

PROCESSED A decision to perform a sampled request.

PERFORMED When the processed request is executed as a memory cycle.

PENDING REQUEST A sampled request that has been held until the FIFO completes its current operation(s).

WRITE DATA PORT The register(s) where the system places the data that is to be written into the FIFO.

READ DATA PORT The register(s) where the system reads the FIFO data.

WRITE DATA REGISTER The register(s) which serves as the data input to the FIFO.

READ DATA REGISTER The register(s) where the FIFO leaves the read data for the system to take.

Architecture

The 674219 FIFO RAM Controller, together with an array of static RAMs and two registers, comprises a First-In-First-Out (FIFO) memory. (See Figure 1.)




Figure 1. 57/674219 In and Implementation of a FIFO Buffer

The 674219 provides addresses and control signals to the static RAMs, and interfaces with the system via a write port, a read port, and status flags. The 674219 includes three 16-bit counters: a write-address counter, a read-address counter, and a status counter. The status flags are generated as a function of the state of the status counter and the buffer length selected. The write port has a Write REQuest (WREQ) input, a Write ENable (WEN) input, and a Write ReaDY (WRDY) output. The read port has a Read REQuest (RREQ) input, a Read ENable (REN) input, and a

Read ReaDY (RRDY) output. Two priority-control inputs, Priority-on-Write (PW) and Priority-on-Read (PR), determine the priority rules by which the 674219 arbitrates between simultaneous read and write requests. The 674219 provides two clock signals (RREGCK, WREGCK) to the Read Data Register and the Write Data Register, as well as a Write signal $\overline{(W)}$ to be connected to the Write Enable $\overline{(WE)}$ inputs of the static RAMs. Sixteen address outputs provide the read and write addresses to the static RAMs. When both \overline{REN} and \overline{WEN} are HIGH, the address outputs go into high-impedance (Hi-Z) state, so that the static RAMs can be accessed externally.

A Master Reset (\overline{MR}) input allows initializing the part by clearing the three counters and presetting the flags. (See Table 1.)

FLAG	CONDITION
Empty	High
Full	Low
Almost	High
Half	Low

Table 1. Condition of Flags After Master Reset

Pin Definitions

 $\text{Vcc} \quad 5.0 \text{ V} \pm 10\%$

GND Ground

CLK CLOCK—Controls synchronous operation of the device. All requests are sampled internally on every other LOW-to-HIGH transition of the clock. These transitions are called sampling clock edges. The first sampling clock edge is the first LOW-to-HIGH transition of the clock after master reset.

BF2-BF0 BUFFER SIZE CONTROLS—Determine the desired buffer size. (See Table 3.) Setting the buffer size is essential for correct operation of the status flags.

MR MASTER RESET—Clears all counters when LOW. The first LOW-to-HIGH transition of the clock, following a LOW-going Master Reset pulse, is the first sampling clock edge; the first request to be serviced is a write request. (See Figure 7.)

A15-A0 ADDRESS OUTPUTS—Three-state outputs which provide a read address when \overline{W} is HIGH, or a write address when \overline{W} is LOW. A15-A0 are in the Hi-Z state only when both \overline{REN} and \overline{WEN} are HIGH.

TEST An input used during manufacturing final test. For normal operation, TEST should be tied to GND.

WRITE CONTROL—Used to control the SRAM arrays Write Enable pin and to output enable the write data register.

WREQ WRITE REQUEST—A LOW-going pulse on this pin requests a write to the FIFO. A write request can only be latched if the write port is enabled (WEN is LOW), and the previous write request has been processed (WRDY is HIGH).

RREQ READ REQUEST—A LOW-going pulse on this pin requests a read from the FIFO. A read request can only be latched if the read port is enabled (REN is LOW), and the previous read request has been processed (RRDY is HIGH).

WEN WRITE ENABLE—When this input is HIGH, all write requests are ignored. When WEN is LOW and WRDY is HIGH, a write request (WREQ = LOW-going pulse) will be latched by the 674219. If both WEN and REN are HIGH, the address outputs A15-A0 go into the Hi-Z state, permitting external access to the SRAM array.

REN READ ENABLE—When this input is HIGH, all read requests are ignored. When REN is LOW and RRDY is HIGH, a read request (RREQ = LOW-going pulse) will be latched by the 674219. If both WEN and REN are HIGH, the address outputs A15-A0 go into the Hi-Z state, permitting external access to the SRAM array.

PW, PR WRITE PRIORITY and READ PRIORITY—These two inputs determine the rules governing the arbitration between write and read requests. (See Table 2.) *These inputs must not both be HIGH simultaneously.*

WRDY WRITE READY—When this output is HIGH, and WEN is LOW, a write request may be sent to the WREQ pin.

WRDY goes LOW on the sampling clock edge which samples the write request. WRDY will go HIGH on the non-sampling clock edge which starts the write cycle. WRDY will stay LOW if the FIFO is full.

Write requests should be made only when WRDY is HIGH.

RRDY READ READY—When this output is HIGH, and REN is LOW, a read request may be sent to the RREQ pin.

RRDY goes LOW on the sampling clock edge which samples the read request. RRDY will go HIGH on the non-sampling clock edge which starts the read cycle. RRDY will stay LOW if the FIFO is empty.

Read requests should be made only when RRDY is HIGH.

WREGCK WRITE REGISTER CLOCK—This output is used to clock the write data register.

RREGCK READ REGISTER CLOCK—This output is used to clock the read data register.

EMPTY EMPTY FLAG—When HIGH, indicates that the FIFO is empty. Read requests are not permitted when the FIFO is EMPTY.

FULL FULL FLAG—When HIGH, indicates that the FIFO is full. Write requests are not permitted when the FIFO is FULL.

HF HALF-FULL FLAG—When HIGH, indicates that the FIFO has half, or more, of its locations occupied.

ALMOST ALMOST FLAG—When HIGH, indicates that one of the following conditions exists:

- The FIFO is almost empty (less than sixteen words in the FIFO), if ALMOST is HIGH and HF is LOW.
- The FIFO is almost full (sixteen or less locations are available) if ALMOST is HIGH and HF is HIGH.

Requests, Arbitration and Data Capture

A clock, supplied via the CLK input of the 57/674219, generates the internal sequence of events which constitutes a single FIFO operation. The read and write ports recognize and latch read and write requests asynchronously, provided that the respective enable $(\overline{\text{REN}} \text{ or } \overline{\text{WEN}})$ is LOW, and the request window setup time is observed.

The FIFO write operation is as follows (see Figure 2):

Stage 1 A write request is sent to the 674219 by a LOW-going pulse on the WREQ pin.

Stage 2 The write request is latched internally, asynchronous to the clock.

Stage 3 WRDY goes LOW on the sampling clock edge that latched the request to indicate to the system that the request has been latched and synchronized internally. WRDY also indicates to the system that the write port is no longer accepting write requests. In order to guarantee that a request is properly synchronized, the request must not occur during the window stated by the tWRQC specifications.

Stage 4a Regardless of whether the write cycle is started or not, WREGCK will go HIGH for one clock cycle on the non-sampling clock edge that follows WRDY going LOW. The transition from LOW-to-HIGH on the WREGCK pin clocks data into the write data port, reading the data for writing to the SRAM.

Stage 4b A decision to wait, or to perform the write cycle is made based on the following:

Case 1 If read priority is set, the 674219 will process all pending read requests first. The write cycle will be delayed until all of the read cycles have been performed. Then, and only then, will the pending write cycle be performed.

Case 2 If write priority is set, regardless if there is a pending read request or not, the write cycle will start on the next non-sampling clock edge that follows WRDY going LOW. If there was a pending read request, the read cycle will not be started until the write cycle has been completed.

Case 3 If no priority is set, and there is no pending read request, the FRC will start the write cycle on the next non-sampling clock edge that follows WRDY going LOW.

Case 4 If no priority is set, and there are simultaneous requests (i.e., a read request and a write request have both been latched before the same sampling clock edge), the FIFO will decide which is to be processed first according to the following:

If the last case of simultaneous requests (with no priority) performed a read cycle first, the write request will be processed first, followed by the read request.

If the last case of simultaneous requests (with no priority) performed a write cycle first, the read request will be processed first, followed by the write request.




Figure 2. The Stages of a FIFO Write Operation



Stage 5 WRDY will go HIGH on the non-sampling edge that starts the write cycle.

Stage 6 Once a request has been granted, the memory cycle takes place over two clock cycles, starting with the non-sampling clock edge on which the request is granted (WRDY going from LOW-to-HIGH). The Write line (\overline{W}) goes LOW at tCWL after the clock edge starting the memory cycle and stays low until tCWH after the clock edge terminating the memory cycle.

The FIFO read operation is as follows (see Figure 3):

Stage 1 A read request is sent to the 674219 by a LOW-going pulse on the \overline{RREQ} pin.

Stage 2 The read request is latched internally, asynchronous to the clock.

Stage 3 RRDY goes LOW on the sampling clock edge that latched the request to indicate to the system that the request has been latched and synchronized internally. RRDY also indicates to the system that the read port is no longer accepting read requests. In order to guarantee that a request is properly synchronized, the request must not occur during the window stated by the tRRQC specifications.

Stage 4 A decision to wait, or to perform the read cycle is made based on the following:

Case 1 If write priority is set, the 674219 will process all pending write requests first. The read cycle will be delayed until all of the write cycles have been performed. Then, and only then, will the pending read cycle be performed.

Case 2 If read priority is set, regardless if there is a pending write request or not, the read cycle will start on the next non-sampling clock edge that follows RRDY going LOW. If there was a pending write request, the write cycle will not be started until the read cycle has been completed.

Case 3 If no priority is set, and there is no pending write request, the FRC will start the read cycle on the next non-sampling clock edge that follows RRDY going LOW.

Case 4 If no priority is set, and there are simultaneous requests (i.e., a read request and a write request have both been latched before the same sampling clock edge), the FIFO will decide which is to be processed first according to the following:

- If the last case of simultaneous requests (with no priority) performed a read cycle first, the write request will be processed first, followed by the read request.
- If the last case of simultaneous requests (with no priority) performed a write cycle first, the read request will be processed first, followed by the write request.

Stage 5 RRDY will go HIGH on the non-sampling edge that starts the write cycle.

Stage 6 Once a request has been granted, the memory cycle takes place over two clock cycles, starting with the non-sampling clock edge on which the request is granted (RRDY going from LOW-to-HIGH). Read REGister Clock (RREGCK) goes LOW for one clock cycle, starting with the sampling edge that occurred within the read memory cycle. RREGCK clocks data from the SRAM array to the read data port on the LOW-to-HIGH transition, which terminates the read cycle.




Figure 3. The Stages of a FIFO Read Operation

Priority

Two input signals, Priority-on Read (PR) and Priority-on-Write (PW), determine the arbitration rule which sequences the read and write cycles, for various cases as follows: (see Table 2):

PW	PR	PRIORITY
0	0	No priority
0	1	Priority on READ
1	0	Priority on WRITE
1	1	(Not allowed)

Table 2. Priority Encoding

No-Priority Case


If no priority is selected (PR = PW = LOW), each request is processed in the order it came into the FRC.

If no priority is set and both a read and write request are latched before the same sampling clock edge, the 674219 will perform read and write cycles alternately. (See Figure 4.)

Write Priority Case

If write priority is selected (PR = LOW, PW = HIGH) write requests are always processed before read requests (assuming that the requests meet the setup time).

If write priority is set and both a read and write request are latched before the same sampling clock edge, (i.e., a simultaneous request), the write cycle will take place first. If, before the next sampling clock edge, another write request is latched, another write cycle will take place, and the pending read request will not be processed. Only when the sampling clock edge encounters no further write requests will the pending read request be processed. At this time the read cycle will start and the RRDY output will go HIGH. (See Figure 5.)



- Notes: 1. Assumes not at FULL and not at EMPTY.
 - 2. Assumes last case of simultaneous requests processed a write first.

Figure 4. Operation With No Priority




Figure 5. Operation With Write Priority

Read Priority Case

If read priority is selected (PR = HIGH, PW = LOW) read requests are always processed before write requests assuming that the requests meet the setup time).

If read priority is set and both a read and write request are latched before the same sampling clock edge, (i.e., a simultaneous request), the read cycle will take place first. If, before the next sampling clock edge, another read request is latched, another read cycle will take place and the pending write request will not be processed. Only when the sampling clock edge encounters no further read requests will the pending write requests be processed. At this time, the write cycle will start and the WRDY output will go HIGH. (See Figure 6.)




Figure 6. Operation With Read Priority

Buffer Length

A three-bit input control field, BF2-0, selects the buffer length ("depth") of the FIFO. Any power of 2 from 512 to 65,536 may be chosen as the buffer length. (See Table 3.)

BF2	BF1	BF2	BUFFER SIZE
0	0	0	512
0	0	1	1024
0	1	0	2048
0	1	1	4096
1	0	0	8192
1	0	1	16384
1	1	0	32768
1	1	1	65536

Table 3. Buffer Length

Status Flags

The flags are generated as a function of the buffer length, selected via inputs BF2-BF0, and the state of the status counter. The status flags are:

EMPTY When HIGH, the EMPTY flag indicates that the FIFO is empty. The EMPTY flag goes HIGH on the first sampling clock edge during the memory cycle which empties out the FIFO.

FULL When HIGH, the FULL flag indicates that the FIFO is full, and no more data can be written into it until a read cycle takes place. The FULL flag goes HIGH on the first sampling clock edge during the memory write cycle which fills up the FIFO.

HF When HIGH, the Half-Full flag indicates that the FIFO is filled to half its depth, or more.

ALMOST When HIGH, the ALMOST flag indicates that one of the following conditions exists:

- The FIFO is almost empty (less than sixteen words in the FIFO), if ALMOST is HIGH and HF is LOW.
- The FIFO is almost full (sixteen or less locations are available) if ALMOST is HIGH and HF is HIGH.

The flags Master Reset to the states shown in Table 1.

First Write Cycle (After a Master Reset or When FIFO is Empty)

The first LOW-to-HIGH clock edge, following Master Reset (\overline{MR}) going LOW-to-HIGH, is the first sampling clock edge. The sampling clock edge occurs every other positive-going transition of the clock. The LOW pulse on \overline{MR} clears the three internal 16-bit counters (status, read and write). The FIFO is set to the EMPTY state, and no read requests are allowed (RRDY = LOW).

After an interval of at least tMRS after MR goes HIGH, a LOWgoing pulse on the WREQ pin tells the 674219 that a write to the FIFO is requested. The write request is latched by the write port, provided that WEN is LOW. (See Figure 7.) The following sampling clock edge samples the request, and causes WRDY to go LOW, WRDY goes HIGH again on the next (non-sampling) positive clock edge, regardless of priority. The write cycle takes place over two clock periods, starting on the positive non-sampling clock edge following the sampling clock edge which brought WRDY HIGH. The data is clocked into the external Write Data Register on the same non-sampling clock edge, and into the external Read Data Register on the second sampling clock edge, to allow minimal fall-through time. (See again Figure 7.) EMPTY will go LOW to indicate that there is valid data in the FIFO. RRDY goes HIGH indicating that there is data to be read from the FIFO. The same sequence of events occurs for the first write request that is initiated when the FIFO is empty.

Methodology for Reading

In order to maintain a consistent system level architecture, the 674219 has been constructed such that the system should read the data port *before* a read request is sent. (See Figure 8.)

This ability allows the FIFO a zero fall-through time on all cycles. The system is able to get the data from the FIFO right away, without having to wait for the FRC to perform a read cycle of the SRAMs.

On the read port, a positive-going edge of RREGCK signals to the system that the read data register is being updated. The system should read the data first and then send a request to obtain the next word from memory to the read data register.




Figure 7. First Write After Master Reset or When FIFO Is Empty




Figure 8. Methodology for Reading From the FIFO

Write Cycle (Figure 9)

A write request, indicated by a LOW-going pulse on the WREQ pin, is latched by the 674219, provided that WEN is LOW and WRDY is HIGH. The request is sampled internally on the sampling clock edge. WRDY goes LOW on the same sampling clock edge, to indicate to the system that a write request has been latched and synchronized internally. In addition, WREGCK will go HIGH for one clock cycle on the non-sampling clock edge that follows WRDY going LOW, regardless of whether the write request is processed. The write request will be processed only if one of the following sets of conditions is true:


- 1. Write Priority has been selected.
 - If write priority has been selected, the FRC will process all write requests before any pending read requests.
- 2. No read request has been latched.

If no read request has been latched, regardless of priority, the FRC will process the write request immediately and will start the write memory cycle on the non-sampling clock edge that follows WRDY going LOW.

- No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the read request first.
 - In this case, the 674219 will process the write request first, and then process the read request.
- 4. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the write request first.
 - In this case the 674219 will process the read request first, and then process the write request.

Once the write request has been processed, a write cycle takes place over two clock cycles starting with the non-sampling clock edge on which WRDY goes HIGH. \overline{W} will go LOW, tCWL after the start of the write cycle. \overline{W} is used to Write Enable the SRAM array and to Output Enable the write data register. Two clocks later (tCWH) \overline{W} will go HIGH again, terminating the write cycle.

In order to avoid the bus contention inherent in shared-I/O memory systems, a delay line and an OR gate may be required (see Memory Interface Design Guidelines).



Read Cycle (Figure 10)

A read request, indicated by a LOW-going pulse on the RREQ pin, is latched by the 674219, provided that REN is LOW and RRDY is HIGH. The request is sampled internally on the sampling clock edge. RRDY goes LOW on the same sampling clock edge to indicate to the system that a read request has been latched and synchronized internally. The read request is processed only if one of the following sets of conditions is true:

- 1. Read Priority has been selected.
 - If read priority has been selected, the FRC will process all read requests before any pending write request.
- 2. No write request has been latched.
 - If no write request has been latched, regardless of priority, the FRC will process the read request immediately and will start the read memory cycle on the non-sampling clock edge that follows RRDY going LOW.
- No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous

- request), and in the last case of a simultaneous request, the FRC processed the write request first.
- In this case, the 674219 will process the read request first.
- 4. No priority has been selected, both a read and a write request occur before the same sampling clock edge (simultaneous request), and in the last case of a simultaneous request, the FRC processed the read request first.

In this case, the 674219 will process the write request first, and then process the read request.

Once the read request has been processed, a read cycle takes place over two clock cycles starting with the non-sampling clock edge on which the RRDY goes HIGH. RREGCK goes LOW on the next sampling clock edge, stays LOW for one clock cycle, and goes HIGH on the following non-sampling clock edge, thus clocking the data which appears at the SRAM array's data outputs into the Read Data Register. RREGCK going HIGH terminates the read cycle.




Figure 10. Read Cycle Timing

Memory Interface Design Guidelines

Introduction

The purpose of the memory interface design guideline is to aid the engineer in interfacing the 674219 FIFO RAM Controller (FRC) to an array of static RAMs. This guideline will be broken down into three separate sections. The first section is a timing analysis of the read cycle. The second section is a timing analysis of the write cycle. The final section will guide the designer through a real design.

Figure 11 shows a typical SRAM interface schematic.

Section One: Read Cycle Timing Analysis

Figure 12 shows the basic timings which are critical to the read cycle. Some of these parameters apply to the FRC, some to the SRAM array, and others to external logic. For convenience, these parameters are broken up below:

FRC Parameters:

t_{AV}

Clock to Address Valid Time

Clock to Address Not Valid Time

SRAM Parameters

^tRC

Read Cycle Time

tACS

Chip Select Access Time Address Access Time

^tAA ^tOH

Output Data Hold Time from Address Change

tHZ Chip Deselect to Output in High-Z

External Logic:

Chip Select Decoder Parameters:

†DECODE

ten through Decoder

Read Data Register Parameters:

ts tH

Data Setup Time Data Hold Time

Other Parameters (See Text):

^tRDREGH

Clock to RDCLK High [RDCLK is the clock

input of the Read Data Register]

(This parameter is normally tCRRGH of the FRC)

There are six separate equations which must each be met in order to determine what speed of SRAM the designer will need. It is assumed that the user has already specified a speed of operation and the external components needed. The equations listed can be used at any frequency, up to a maximum of a 20-MHz clock rate.

Since every read cycle consists of two physical clock cycles, all equations are with respect to 2T (2 x Cycle Time).

The first equation which should be satisfied is the read cycle time (tRC). This identifies what speed SRAM is required. The equation is based on the total time that the address is valid minus the decoder time. Since the decoder has some minimum skew on the negating edge, this time is ADDED to the equation. The equation thus becomes:




Figure 11. A Typical SRAM Interface

Equation 1-1

 $t_{RC} \le 2T - t_{DECODE(max)} + t_{DECODE(min)} - t_{ANVAV(max)}$

The access time must be looked at next. There are actually two separate equations that help determine the access time.

Equation 1-2 determines the address access time (tAA). tAA is based on the time that the address is valid before the read register gets clocked. The equation takes into account the setup time of the read data register (tS) as well. The equation is:

Equation 1-2

tAA≤ 2T - MAX(tAV - tRDREGH) - tS(min)

Where $MAX(t_{AV}$ - $t_{RDREGH})$ is the maximum difference between t_{AV} and t_{RDREGH}

Equation 1-3 determines the chip select access time (tACS). This time is based on the time the address is valid before the read register gets clocked MINUS the maximum skew through the chip select decoder. This is done to ensure that the decoder delay is taken into consideration. Again, the read register setup time is considered. The modified equation thus becomes:

Equation 1-3

 $t_{ACS} \! \leq \! 2T - t_{DECODE(max)} - MAX(t_{AV} - t_{RDREGH}) - t_{S(min)} \\ Where \ MAX(t_{AV} - t_{RDREGH}) \ is the maximum difference between t_{AV} and t_{RDREGH}$

The next two equations take into consideration the read data hold time with respect to the address (tOH), and the chip deselect to data outputs in High-Z time (tHZ). We will consider the more critical tOH. tOH can easily be determined by comparing the data hold time PLUS the clock to address not valid (tANV) time with the sum of the clock to RDCLK HIGH time (tRDREGH) and the data register hold time (tH). The equation for this becomes:

Equation 1-4

tOH(min) + tANV(min) ≥ tRDREGH(max) + tH(min)

If the SRAM has an extraordinarly long read data hold time (tOH), the above equation must be modified to include the now more critical chip deselect to data outputs in High-Z time (tHZ). This is done by simply substituting tHZ for tOH. The modified equation is:

Equation 1-5

 $^{t}HZ(min) + ^{t}ANV(min) \ge ^{t}RDREGH(max) + ^{t}H(min)$

In addition to the above equations, one more is necessary in certain cases. In Figure 12, the read cycle is shown. At the very end of a read cycle, the read data register is clocked. The normal clocking signal for the FRC is RREGCK. Since the read data register's clock is normally connected to RREGCK, if RREGCK goes HIGH after the data from the SRAMs goes away, the data will be lost. This is only true if the SRAMs have a low tOH(min). Normally, in all of the above equations, the clock to RREGCK HIGH (tCRRGH) is substituted in place of tRDREGH. In the cases where a low tOH does not guarantee the data will be properly clocked, the user has another alternative.

By adding an external OR gate between the clock and RREGCK, the user can effectively shorten tCRRGH(max). The gate

"ANDs" the active LOW RREGCK with the clock when it is LOW. This produces an active LOW output signal called RDCLK (see Figure 12). This will bring the edge of read register clock into specification for any tOH, even one of zero. Figure 11 shows a typical example of a SRAM interface, including this gate, should it be necessary.

Because the OR gate inherently has some delay, an equation is necessary to calculate the new tCRRGH. (This "new" parameter is called tRDREGH). It should be noted that if the designer finds it necessary to implement this logic, due to a low tOH, he/she mesure replace the tRDREGH in Equation 1-1 through 1-5 with the result from the following equation, rather than the normal tCRRGH. The equation for the gate is:


Equation 1-6

tRDREGH (max) = tPDOR (max)

Where tpDOR(max) is the maximum tpD through the OR gate.

Since the clock will bring RDCLK low some tPDOR(max) later, the setup time of the read data register is automatically achieved.

The above equations complete the timing analysis for a read cycle. Once the user has gone through both the read and write cycle timings, an appropriate Static RAM may be chosen.



* CS to the Static RAM bank

Figure 12. Read Cycle Timing

Actual clock input to the Read Data Register. This may be the same as RREGCK or may be the output of the OR-gate shown in Figure 1

Section Two: Write Cycle Timing Analysis

Figure 13 shows the basic timings which are critical to the write cycle. Some of these parameters apply to the FRC, some to the Static RAM array, and others to external logic. The parameters that are unique to the write cycle will be summarized below:

FRC Parameters:

tpw Write Pulse Width HIGH
twhav W HIGH to Address Valid
tanvav Address Not Valid to Address Valid
twhwrch W HIGH to WREGCK HIGH

SRAM Parameters

twc Write Cycle Time

tAW Address Valid to End of Write

External Logic:

Write Data Register Parameters:

Other Parameters (See Text):

tWOE tDLY(max) + tORSKEW(max)

There are six equations which must determine the write cycle specifications for the Static RAM. It is assumed that the user has already selected the frequency of operation and the external components needed for his/her system.

Since every write cycle consists of two physical clock cycles, all equations are with respect to 2T (2 x Cycle Time).


The first equation which should be looked at is the write cycle time (tWC). This equation will determine what speed of SRAM is required for proper operation. This parameter is the same as the total time that the address is valid. This is calculated with the following equation:

Equation 2-1

 $tWC \le 2T - tANVAV(max)$

There are three basic areas to be looked at once the write cycle time has been determined. The first is the access time of the SRAM. There are two separate equations in this area.

The first parameter to be analyzed is the time from address valid to the end of write (tAW). This parameter can be calculated by taking the total write cycle time (2T) and subtracting from it, the time from \overline{W} going HIGH to the next address becoming valid. The equation is:



igure 13. Write Cycle I iming

Equation 2-2

 $t_{AW} \le 2T - t_{WHAV(max)}$

The designer must also check the chip select to end of write time (tCW). This is often more critical than tAW in determining which SRAM to use in the system. The tCW parameter can be obtained in the same way as tAW except that the decode time is also included in the equation. The modified equation is:

Equation 2-3

 $t_{CW} \le 2T - t_{WHAV(max)} - t_{DECODE(max)}$

In addition to the various access times of the write cycle, the user must next look at the pulse width of the write signal (tWP). This is basically the difference between 2T and the FRC's write time HIGH (tPW). The equation is:

Equation 2-4

 $twp \le 2T - tpw(max)$

The last area that needs to be analyzed is the data setup time of the SRAM. The data setup time is specified as the time data is valid before write goes HIGH (tDW).

There are three separate equations which determine the required tDW of the SRAM.

The write register has a certain propagation delay from its clock input pulse before the data becomes valid. Data must be valid at least tDW before \overline{WE} goes HIGH or it will be lost. The equation takes into account the clock to output time (tCP) of the write register. The equation is:

Equation 2-5

 $t_{DW} \le 2T - t_{CP(max)} - t_{WHWRCH(max)}$

The write data register is enabled by the \overline{W} signal of the FRC. The register takes some minimum time before it enables its outputs from the High-Z state (tPZ).

The SRAMs have some maximum time in which they disable their outputs when the \overline{WE} signal goes LOW. This parameter is the time from \overline{WE} LOW to the data outputs in High-Z (tWZ).

If tWZ(max) is greater than tPZ(min), bus contention will result. To counter this problem a delay must be introduced between the W signal of the FRC and the \overline{OE} input of the write data register. In addition, an OR gate is used to bring \overline{OE} HIGH shortly after \overline{W} goes HIGH. This is illustrated in Figure 11. tWOE(max) is the total delay between \overline{W} going LOW and \overline{OE} going LOW. It is calculated by the following equation:

Equation 2-6

tWOE(max) = tDLY(max) + tPDOR(max)

Where tDLY(max) is the maximum delay through the delay line.

 $\ensuremath{^{tPDOR(max)}}$ is the maximum propagation delay through the OR gate.

Equation 2-5 dictated the tDW based on the clock to output time of the register. In most cases though, this time is automatically guaranteed. Since the data will not be valid (Low-Z) until some tPZ after $\overline{\text{OE}}$ goes LOW, even though it has been clocked properly, a new equation is necessary to determine the tDW of the SRAM. This equation must take into account the delay that was added in to prevent bus contention. It must also take into

account the tPZ time of the register. The equation is very similar to Equation 2-5 with those exceptions. The equation thus becomes:

Equation 2-7

 $t_{DW} \le 2T - t_{PW(max)} - t_{PZ(max)} - t_{WOE(max)}$

One additional equation is required to determine the delay line required to prevent bus contention. The equation for the delay line takes into account the maximum tPD through the OR gate. The equation is based on the tWZ of the SRAM and the tPZ of the write data register. The equation is:

Equation 2-8

tDLY(min) = tWZ(max) - tPZ(min) - tOR(min)

The above equations complete the timing analysis of the write cycle. Once the user has gone through both the read and write cycle timings, an appropriate Static RAM may be chosen.

An Example Interface

In order to determine any Static RAM parameters, the user must know several things. He/she must identify the frequency of operation, the read and write data registers, the chip select decoder, and any other logic which may be necessary.

As an example, assume that a 5-MHz data throughput is desired. This will allow a 10-MHz all read or all write data rate. This data rate dictates a 20-MHz clock speed for the FRC.

For worst case design, assume that the selected SRAM has a tOH of zero. Since tOH = 0 ns, there must be an external OR-gate to clock the read register. In addition, assume that the selected SRAM has a $tWZ(max) \le 20$ ns.

In order to resolve any bus contention a delay line and another OR gate will be added.

74F series parts are used to keep the design clean. It should be noted that the user can use any kind of logic. Because of the particular worst case SRAM parameters that were chosen, this design contains the maximum number of parts that are required for any design.

Given the above considerations, this 20-MHz design requires the following parts:

Parts List:

QTY	PART	DESCRIPTION
1	674219	FIFO RAM Controller
1	74F138	Address Decoder
2	74F374	8-bit Register
1	74F32	OR-Gate
1	20 ns ±10%	Delay Line

The following is a step-by-step analysis of the read and write equations to determine the required SRAM parameters. The equations will also show the delay line needed to avoid bus contention.

6–164 674219

Read Equations:

Equation 1-1

 $t_{RC} \le 2T - t_{DECODE(max)} + t_{DECODE(min)} - t_{ANVAV(max)}$ 100 - 9.0 + 3.0 - 12[FRC] [F138] [F138] [FRC]

 $t_{RC} \le 82.0 \text{ ns}$

Equation 1-6

^tRDREGH(max) = ^tANV (min) - ^tORSKEW (max) 15 - 6.6 [FRC] [F32]

tRDREGH(max) = 6.6 ns

Equation 1-2

 $t_{AA} \le 66.4 \text{ ns}$

Equation 1-3

 $t_{ACS} \le 57.4 \text{ ns}$

Equation 1-4

 $\begin{array}{lll} {}^{t}OH(min) + {}^{t}ANV(min) & \geq {}^{t}RDREGH(max) + {}^{t}H(min) \\ 0 & + & 15 & \geq & 8.4 & + & 2.0 \\ [SRAM] & [FRC] & [F32] & [F374] \\ & & & 15 \text{ ns} & \geq & 10.4 \text{ ns} \end{array}$

Equation 1-5

 $\begin{array}{lll} \mbox{tHZ(min)$} & \mbox{tHZ(min)$} & \mbox{tHZ(min)$} & \mbox{tHZ(min)$} \\ 0 & \mbox{t}$

Write Equations:

Equation 2-1

 $t_{WC} \leq 2T - t_{ANVAV(max)}$ 100 - 12 $[FRC] \quad [FRC]$ $t_{WC} \leq 88.0 \text{ ns}$

Equation 2-2

 $t_{AW} \le 2T - t_{WHAV(max)}$ 100 - 25[FRC] [FRC] $t_{AW} \le 75.0 \text{ ns}$

Equation 2-3

 $t_{CW} \le 2T - t_{WHAV(max)} - t_{DECODE(max)}$ 100 - 25 - 9.0[FRC] [FRC] [F138]

t_{CW} ≤ 66.0 ns

Equation 2-4

twp \leq 2T - tpw(max) 100 - 25 [FRC] [FRC] twp \leq 75.0 ns

Equation 2-5

 $\begin{array}{cccc} t_{\mbox{DW}} \leq 2T & -t_{\mbox{CP(max)}} - t_{\mbox{WHWRCH(max)}} \\ & 100 - & 12.5 & - & 18 \\ & \mbox{[FRC]} & \mbox{[F374]} & \mbox{[FRC]} \end{array}$

 $t_{DW} \le 69.5 \text{ ns}$

Equation 2-8

tDLY(min) = 15 ns (USE 20 ns ' 10%

Equation 2-6

 $t_{WOE(max)} = t_{DLY(max)} + t_{OR(max)}$ 22 + 6.6 [DELAY] [F32]

 $t_{WOE(max)} = 28.6 \text{ ns}$

Equation 2-7

 $\begin{array}{lll} t_{DW} \leq 2T - t_{PW(max)} - t_{PZ(max)} - t_{WOE(max)} \\ 100 - 25 & - 12.5 & - 28.6 \\ [FRC] & [FRC] & [F374] & [delay] \\ t_{DW} \leq 33.9 \text{ ns} \end{array}$

-..

RESULTS

READ PARAMETERS:

Minimum t_{AA} = 82.0 ns Minimum t_{AA} = 66.4 ns Minimum t_{ACS} = 57.4 ns

Minimum t_{OH} = 0 ns (Assumed) Minimum t_{HZ} = 0 ns (Assumed)

WRITE PARAMETERS:

Minimum two = 88.0 ns Minimum two = 75.0 ns Minimum two = 66.0 ns Minimum two = 75.0 ns

Minimum t_{DW} = 33.9 ns (Equation 2-7 used for $t_{DW(min)}$) Minimum t_{WR} = 0 ns (Because FRC's t_{WR} = 0 ns)

DELAY LINE:

20 ns Delay Line ('10%)

Based on those results, the Hitachi HM6168H-45 was selected. This is a 4096 x 4-bit Static RAM with a 45-ns access time. Its specifications are:

READ PARAMETERS:

Minimum t_{RC} = 45.0 ns
Minimum t_{AC} = 45.0 ns
Minimum t_{AC} = 45.0 ns
45.0 ns
45.0 ns
65.0 ns
65.0 ns
65.0 ns

WRITE PARAMETERS:

Minimum twc = 45.0 ns
Minimum tww = 40.0 ns
Minimum twp = 40.0 ns
Minimum twp = 35.0 ns
Minimum twp = 20.0 ns
Minimum twp = 0 ns

Sixteen 4K x 4-bit SRAMs are required to complete a 32K x 8-bit FIFO buffer. The complete design is shown in Figure 14. This illustrates the two OR-gates, the delay line, the decoder, the two registers, the Static RAM array and the 674219 FIFO RAM Controller in a 20-MHz design.




Figure 14. Worst Case Design for 20 MHz



Absolute Maximum Ratings

Supply voltage VCC	-0.5 V to 7.0 V
DC input voltage V ₁	
DC output voltage, VO	
Off-state output voltage	
Storage termperature	

Operating Conditions

SYMBOL	PARAMETER	FIG.	MIN	IILITAI TYP	RY MAX	COI	MMER TYP		UNIT
VCC	Supply voltage	N/A	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free-air temperature	N/A	-55		125	0		75	°C
^t CLKWH	Clock width HIGH	9,10	45			31			ns
tCLKWL	Clock width LOW	9,10	34			18			ns
fCLK	Clock frequency	N/A			12.5			20	MHz
^t REQL	Request LOW time	7,9,10	12			12			ns
tREQH	Request HIGH time	9,10	25	•		25			ns
tMRL	Master Reset width LOW	7	60			50			ns
tMRS	Master Reset HIGH to WREQ LOW	7	25			25			ns
tps	Priority to non-sampling clock setup time	5,6	30			25			ns
tewrQ	WEN to WREQ setup time	7,9	0			0			ns
terro	REN to RREQ setup time	10	0			0			ns
tWEH	WREQ to WEN hold time	9	15			15			ns
^t REH	RREQ to REN hold time	10	15			15			ns
tWRQC	WREQ LOW to sampling clock setup time	7,9	5*	***************************************	30*	10*		25*	ns
tRRQC	RREQ low to sampling clock setup time	10	5*		30*	10*		25*	ns

^{*} The request window must be observed to guarantee proper operation, between min and max values are not allowed.

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITION			MMERCIAL TYP MAX	UNIT
V _{IL}	Low-Level input voltage				0.8	٧
VA	High-level input voltage			2		٧
VIC	Input clamp voltage	V _{CC} = MIN	I _I = -18 mA		-1.5	٧
IIL*	Low-level input current	V _{CC} = MIN	V _I = 0.45 V		-250	μΑ
¹ıн*	High-level input current	V _{CC} = MIN	V _I = 2.4 V		50	μΑ
lį	Maximum input current	V _{CC} = MIN	V _I = 5.5 V		1	mA
VOL	Low-level output voltage	V _{CC} = MIN V _{CC} = MIN V _{CC} = MIN	I _{OL} (Address) = 16 mA I _{OL} (Control) = 8 mA I _{OL} (Flag) = 8 mA		0.5	v
Vон	High-level output voltage	V _{CC} = MIN V _{CC} = MIN V _{CC} = MIN	I _{OH} (Address) = -3 mA I _{OH} (Control) = -3 mA I _{OH} (Flag) = -3 mA	2.4		٧
los**	Output short-circuit current	V _{CC} = MAX	V _{OH} = 0 V	-20	-90	mA
IOZH IOZL	Off-state output currents	V _{CC} = MAX V _{CC} = MAX	V _O = 2.4 V V _O = 0.4 V		+40 -350†	μΑ
ICC	Supply current	V _{CC} = MAX			350	mA

^{*}Except TEST pin, which should always be grounded.

^{**}No more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


[†]IOZL is Output leakage current plus IIL.


Switching Characteristics

SYMBOL	PARAMETER	FIG.	MILITARY MIN TYP MAX	COMMERCIAL MIN TYP MAX	UNIT
^t MRWH	Master Reset LOW to WRDY HIGH	7	50	50	ns
^t MRRL	Master Reset LOW to RRDY LOW	7	50	50	ns
^t MREF	Master Reset LOW to EMPTY flag HIGH	7	50	50	ns
^t MRAL	Master Reset LOW to Almost HIGH	7	60	55	ns
tMRWRC	Master Reset LOW to WREGCK HIGH	7	40	35	ns
^t MRRRC	Master Reset LOW to RREGCK HIGH	7	40	35	ns
^t MRWBH	Master Reset LOW to W HIGH	7	50	50	ns
t _{AV}	Clock to address valid	7,9,10,12,13	50	40	ns
^t ANV	Clock to address not valid	7,9,10,12,13	15	15	ns
^t ANVAV	Address not valid to address valid	7,9,10,12,13	20	12	ns
t _{CWRL}	Clock to WRDY LOW	7,9	35	35	ns
t _{CWRH}	Clock to WRDY HIGH	7,9	40	35	ns
tCWRGL	Clock to WREGCK LOW	7,9	35	30	ns
t _{CWRGH}	Clock to WREGCK HIGH	7,9	35	30	ns
^t CWL	Clock to W LOW	7,9	50	45	ns
^t CWH	Clock to W HIGH	7,9	25	25	ns
^t AS	Address valid to W LOW	7,9	0 12	0 12	ns
twR	Address not valid to W HIGH	7,9	0	0	ns
t _{WP}	W pulse width LOW at f _{CLK} (max)	9,13	100*	50**	ns
t _{PW}	W pulse width HIGH	4,13	12 30	12 25	ns
^t WHAV	W HIGH to address valid	4,9,13	35	25	ns
twhwrch	W HIGH to WREGCK HIGH	4,13	25	18	ns
tCRRL	Clock to RRDY LOW	10	35	30	ns
t _{CRRH}	Clock to RRDY HIGH	7,10	40	35	ns
tCRRGL	Clock to RREGCK LOW	7,10	35	30	ns
^t CRRGH	Clock to RREGCK HIGH	7,10,12	35	30	ns
t _{ARRH}	Address valid to RREGCK HIGH at f _{CLK} (max)	10	110*	60**	ns
t _{ANRRH}	Address not valid to RREGCK HIGH	10	10	8	ns
^t CE	Clock to EMPTY flag	7,9,10	40	35	ns
^t CF	Clock to FULL flag	9,10	40	35	ns
^t CHF	Clock to Half-Full flag	9,10	50	45	ns
^t CA	Clock to Almost flag	9,10	60	55	ns
tLZ	Address bit LOW to Hi-Z	15	30	30	ns
t _{HZ}	Address bit HIGH to Hi-Z	15	30	30	ns
^t ZL	Address bit Hi-Z to LOW	15	30	30	ns
t _{ZH}	Address bit Hi-Z to HIGH	15	30	30	ns

^{*} f_{CLK}(max) = 12.5 MHz (Military).
** f_{CLK}(max) = 20 MHz (Commercial).

Standard Test Load





Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled.

Figure 15. Enable and Disable Timing

- Notes: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N916 or 1N306A.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz. Z_{OUt} = 50 Ω and $t_R \leq$ 2.5 ns $t_F \leq$ 2.5 ns.
 - F. When measuring propagation delay times of three-state outputs, switches S1 and S2 are closed.

Basic FIFO Design Considerations



Designing with today's high speed RAM-based FIFOs offers a neat, low overhead solution to asynchronous buffering. Traditionally, FIFOs have been designed with a register-based architecture which tends to be shallow in depth (typical 64 words) and has performance problems such as long data fall-through times.

RAM-based FIFOs such as AMD's Am7202A/3A/4A/5A are architectured in such a manner to overcome the performance inadequacies of register-based FIFOs. These new, enhanced FIFOs incorporate a dual-port RAM as their core, and read/write address counters to generate status flags (See Figure 1).

Proper operation of the FIFO is initiated by a master reset cycle. The master reset is required to initialize the internal pointers and to determine the FIFO mode of operation. During this period, the FIFO is preconditioned to accept data. Both the read and write pointers are reset to their zero location and the flag logic is set to reflect the

condition of the FIFO (Empty flag will be active). The FIFO is now ready to accept data. A write cycle begins with the falling edge of the \overline{W} input and data is written into the first nine bit location of the RAM core. The write counter is then incremented. The read operation works in the same fashion, but is controlled by the \overline{R} input signal. Reading data out is a function of how fast the device can access the RAM; therefore, the limiting parameter is ta.

The Am720XA is an extremely fast device, accessing data in 15 ns. At these speeds the internal device logic is very sensitive to ringing inputs and noisy control lines.

Simple precautions can be taken to limit the possibility of incorrect operation due to false triggering. It is recommended that the user take time to insure proper design layout of the PC board. It is recommended that a ground plain board approach be used and that a decoupling capacitor be used for each FIFO (Figure 2).




Figure 1. Block Diagram of Am7205A

Publication #	Rev.	Amendment	Issue Date
15588	Α	/0	3/91




Figure 2. Power Supply Decoupling

Capacitor values should range from .01 μ f to .1 μ f. Larger values have little effect in filtering short duration noise on the Vcc line. A regulated power supply should be used in order to ensure that the device operates within the Vcc specification (Vcc = 4.5 V to 5.5 V).

Another source of noise to consider is crosstalk due to a very tight layout on the PC board. Trace to trace capacitance can cross-couple noise with signals on an adjacent trace. High speed clock signals should be routed clear of control and data lines of the FIFO.

Although an excessive inductive load normally doesn't cause a problem, there is a potential of output signal degradation due to this phenomenon. If a significant amount of capacitance and inductance is present, a transmission line reflection could occur. This will also reduce the noise margin of the signal and may cause illegal triggering of the next stage. This can be remedied by incorporating a line buffer at the output of the FIFO or terminating the receiver end of the signal.

When the output buffers switch, the FIFO must supply additional current through the buffer (Figure 3). This current is required to charge or discharge the output capacitance. Device packaging has a small inductance

V₁ V₀ C_L

Figure 3. Buffer Configuration

created by the package leadframe. This series package inductance along with the PC board inductance will reduce the noise margin of the buffer. The rapid change in current demand in the buffer creates a transient ground bounce. This ground bounce is a result of V = L (d_t/d_t), where V = Voltage, L = ground circuit inductance, $d_t/d_t = rate$ of change of the charge currents.

Special attention should be given to the \overline{R} and \overline{W} input clock lines. It is imperative that these signals be free of glitches and have clean edges. Under normal operation, rise and fall times should not be extremely long in duration so false triggering of the on-chip pointers does not occur as the signal slews through threshold. These lines directly control the location of the read and write counters. A very narrow glitch into the counter can misclock the counter, scramble data or corrupt flag locations. Master reset would then be required to continue proper operation.

System timing schemes usually use a 50% duty cycle clock. Typically the read and or write signals are generated in the same manner. A narrow transition during the $\overline{\bf R}$ or $\overline{\bf W}$ active low time may cause false clocking. It is advisable to limit the read and write pulse widths. By reducing the low time to a reasonable minimum (tnpw, twpw), the time a glitch can cause false counter triggering is minimized (Figure 4).




Figure 4. Timing Example

Cascading FIFOs can be achieved by simply tying the $\overline{\text{XO}}$ output to the $\overline{\text{XI}}$ input of the next FIFO (see Fig. 5). One can create the depth of a storage buffer in multiples of the individual FIFO density being used. For more details on cascading FIFOs, refer to accompanying Application Note in this section.

The Am720XA series incorporates a CMOS threshold for it's \overline{XI} input to increase the noise immunity to that input. Excessive noise from other board signals could inadvertantly cause a false carry signal when the FIFOs

are cascaded. The increased $\overline{\text{XI}}$ input HIGH threshold of 3.5 V results in extra margin over a standard TTL logic interface. It should be remembered that the $\overline{\text{XO}}/\overline{\text{XI}}$ interface is a dedicated FIFO signal and does not imply an incompatability.

In short, the Am720XA series FIFOs are very easy to use. Simple considerations to board layout and timing makes designing with RAM-based FIFOs a clean solution for asynchronous buffer applications.




Figure 5. Two-cascaded FIFOs.

Operating FIFOs On Flag Boundary Conditions



by Patrick Wang

The Am7200, Am7201, Am7202A, Am7203A, Am7204A and Am7205A (256 x 9, 512 x 9, 1K x 9, 2K x 9, 4K x 9 and 8K x 9) FIFOs have three flags, Full ($\overline{\text{FF}}$), Empty ($\overline{\text{EF}}$), and Half-Full ($\overline{\text{HF}}$). These flags provide the user with the status of the FIFO and prevent overwriting while full and reading past empty. Because these FIFOs can perform asynchronous and simultaneous read and write operations, care must be taken when reading, writing and evaluating the flags near their boundary conditions.

When the FIFO only has one word in it, the falling edge of the Read signal (R) will cause the Empty Flag (EF) to be asserted. All subsequent read pulses will become blocked and thus will be ignored while EF remains LOW. Note that the internal logic of this part will block reads

only after \overline{R} goes HIGH, thus there is no shortening of any internal read signals caused by the assertion of the \overline{EF} . \overline{EF} will go HIGH on the rising edge of \overline{W} in the write cycle which eliminates the empty condition (Figure 1).

Operation of the Full Flag (\overline{FF}) is analogous to \overline{EF} . When the FIFO is one word from being full, the falling edge of \overline{W} will cause \overline{FF} to be asserted. All subsequent write pulses will become blocked and thus will be ignored while \overline{FF} remains LOW. Note that the internal logic of this part will block writes only after \overline{W} goes HIGH, thus there is no shortening of any internal write signals caused by the assertion of the \overline{EF} . \overline{FF} will go HIGH on the rising edge of \overline{R} in the read cycle which eliminates the full condition (Figure 2).




Figure 1. Normal Read Timing




Figure 2. Normal Write Timing

Read data flow-through occurs when the FIFO is empty and \overline{R} is held LOW prior to a low going write pulse. The rising edge of \overline{W} will deassert the \overline{EF} , but because \overline{R} is held LOW, a read cycle is initiated when \overline{EF} goes HIGH. This read then causes the \overline{EF} to return LOW. \overline{EF} will pulse HIGH with a width of not less than treft (Figure 3). To maintain a minimum pulse width on \overline{R} , begin reads only after \overline{EF} is HIGH, or hold \overline{R} LOW for tree after the rising edge of \overline{EF} .

Write data flow-through occurs when the FIFO is full and \overline{W} is held LOW prior to a low going read pulse. The rising edge of \overline{R} will deassert \overline{FF} , but because \overline{W} is held LOW, a write cycle is initiated when \overline{EF} goes HIGH. This write then causes \overline{FF} to return LOW. \overline{FF} will pulse HIGH with a width of not less than twft (Figure 4). To maintain a minimum pulse width on \overline{W} , begin writes only after \overline{FF} is HIGH, or hold \overline{W} LOW for twf after the rising edge of \overline{FF} .

twpf is a minimum pulse width defined by the deassertion of \overline{FF} to the rising edge of \overline{W} in a "write data flow-through" mode near full. t_{RPE} is a minimum pulse width defined by the deassertion of the \overline{EF} to the rising edge of \overline{R} in a "read data flow-thru" mode near empty. Both t_{RPE} and t_{WPF} are specified equal to minimum read (t_{RPW}) and write (t_{WPW}) pulse widths. Violation of these parameters may create a shortened internal command pulse which may cause improper flag assertion and missing or scrambled data.

In the data flow-through modes, holding \overline{R} LOW while writing when empty, and holding \overline{W} LOW while reading when full, will initiate a read and write cycle respectively.

In order to block a read when empty, the deassertion of read must preceed \overline{W} going HIGH in the write cycle which brings the part from empty to not-empty (Figure 5). Likewise, to block a write when full, the deassertion of \overline{W} must preceed \overline{R} going HIGH in the read cycle which brings the part from full to not-full (Figure 6). If the user is not aware of this, he may inadvertantly enter a data flow-through condition where he must abide by t_{RPW} and t_{WPW} pulse widths.

The Half-Full ($\overline{\text{HF}}$) flag is asserted by the falling edge of $\overline{\text{N}}$ and deasserted on the rising edge of $\overline{\text{R}}$. Because these FIFOs allow asynchronous assertion of the read and write clock lines, $\overline{\text{HF}}$ may pulse with arbitrarily short duration when the FIFO is operated at the half-full boundary condition. The FIFO is moving dynamically through half-full and the pulse width will be dependent on the precise phase of the read and write clocks. It is recommended that level-sensitive, rather than edge-sensitive, detection circuits should be used for monitoring the status of $\overline{\text{HF}}$.

The Am720X series FIFOs have Full, Empty and Half-Full flags to provide the user with the status of the FIFO and to prevent overwriting when full and reading when empty. Care must be taken in the asynchronous operation of this part near the boundary conditions of these flags. Read and write clock low times should be minimized for increased noise immunity. The status flags should be monitored and used to control the write and read clocks. The user must be aware of the boundaries and operation of the read and write data flow-through modes.




Figure 3. Read Flow-Through Mode





Figure 4. Write Flow-Through Mode




EF will switch depending on the time between W HIGH to R HIGH (twhrh).

twhrh < 0: Blocked

twhRH > 0: Flow-through may occur, twpE must be observed.

Figure 5. Read Flow-Through Boundary



 \overline{FF} will switch depending on the time between \overline{R} HIGH to \overline{W} HIGH (trhwh).

tRHWH < 0: Blocked

trhwh > 0: Flow-through may occur, trpe must be observed.

Figure 6. Write Flow-Through Boundary

Cascading AMD High Density CMOS FIFOs



The Am7202A, Am7203A, Am7204A and Am7205A are high-speed 1K x 9, 2K x 9, 4K x 9 and 8K x 9 CMOS FIFOs, respectively, that can be cascaded to form even deeper FIFOs. This application note explains how these AMD FIFOs can be cascaded together, and includes details not covered in the datasheet. The AC behavior of parts in cascade mode is discussed, and seven new AC parameters are introduced along with 'typical' times. Descriptions of composite flags and cascade pulse timing during special Read conditions are also presented.

In Depth Expansion mode, the combination of cascaded FIFOs can be considered a single FIFO. As long as input signals to the cascaded configuration (i.e. writes and reads) adhere to normal setup, hold, and recovery times, the FIFOs will cascade correctly. All of the signals passed between the FIFOs across the $\overline{\text{XI}}$ and $\overline{\text{XO}}$ lines are transparent to the user. Figure 1 shows a cascaded configuration of 3 FIFOs. The $\overline{\text{FL}}$ pin (First Load) of the first FIFO to be written to (after a master reset) is tied to Vss. All of the other FIFOs have their $\overline{\text{FL}}$ pin tied to Vcc. The $\overline{\text{XO}}$ of the first FIFO is tied to the $\overline{\text{XI}}$ of the second FIFO. This daisy chain configuration is continued to the desired depth, with the $\overline{\text{XO}}$ of the last FIFO tied to $\overline{\text{XI}}$ of the first FIFO.

After a master reset, the FIFO with it's FL pin tied to Vss can be thought of as possessing both a read "token" and a write "token." During a write operation, only the FIFO with the corresponding token will recognize the write. Similarly, during a read operation, only the FIFO with the read token will recognize and latch input data.

Consider the first FIFO in a cascade of arbitrary depth: After a master reset, only it will be enabled to recognize writes and reads. When the write operation occurs which fills the FIFO, the device will "pass" the write token on to the next FIFO by pulsing it's $\overline{\text{XO}}$ line. Similarly, when enough read operations have been performed to empty the FIFO, it will "pass" the read token by pulsing the $\overline{\text{XO}}$ line a second time. Further writes and reads will be ignored until the FIFO's $\overline{\text{XI}}$ line pulses. This will reenable Write, while the second $\overline{\text{XI}}$ pulse will reenable Read.

Noise on the $\overline{XO}/\overline{XI}$ lines may cause a false low to be recognized by a FIFO. This event could insert an additional token into the cascade of FIFOs, and subsequent reads and writes could be recognized by multiple FIFOs. To improve noise margins on the \overline{XO} and \overline{XI} pins, the Am720XA family of High Density CMOS FIFOs uses CMOS levels instead of TTL levels. The V_{IL} and V_{IH} DC characteristics of these pins are given in the datasheet as V_{IHXI} and V_{ILXI}.

The cascade output, $\overline{\text{XO}}$, is multiplexed with $\overline{\text{HF}}$, so the Half-Full flag may not be used in cascade mode. The Empty and Full flags, however, are functional for the individual FIFOs in a cascaded configuration. As shown in Figure 1, Compound-Full (all FIFOs full) and Compound-Empty (all FIFOs empty) are simple to implement. Individual FIFOs' Empty and Full flags may be tied together to generate various intermediate compound flags. Figure 2 shows a cascade of four FIFOs with various intermediate positions of the read and write pointers, and the FIFOs' individual flag values.

Below are switching characteristics and times for seven cascade parameters. Full descriptions of the \overline{XO} and \overline{XI} pulse timing follow. All parameters timing is 'typical.'

SWITCHING CHARACTERISTICS. All values are 'typical'

Parameter Symbol	Parameter Description	Am720XA -15	Am720XA -25	Am720XA -35	Am720XA -50	Unit
Expansion Tim	ing					
txoL	Expansion Out Low Delay from Clock	20	25	35	50	ns
tхон	Expansion Out High Delay from Clock	20	25	35	50	ns
txis	XI setup to Clock	10	15	15	15	ns
tpxi	Positive XI pulse- width during Flow- Through.	10	10	10	15	ns
txı	Negative XI pulse- width	15	25	35	50	ns
tpxo	Positive XO pulse- width during Flow- Through	10	10	10	15	ns
txo	Negative XO pulse- width	15	25	35	50	ns

Note:

These parameters are transparent to the user. AMD FIFOs are guaranteed to cascade correctly.

The first three AC parameters are simply delays. txoL and txoH are delays from rising and falling clock edge, to \overline{XO} response (as shown in Figure 3). txis represents the delay necessary after a token has been passed before a write or read operation can be initiated (as shown in Figure 4).

txi represents a negative pulse width (see figure 4). $\overline{\text{XO}}$ must stay low enough for the next FIFO to recognize the token it is receiving. As long as the minimum Write and Read clock pulse widths (twpw and tapm, respectively) are met, txi will meet its required width.

text represents a positive pulse width requirement. The minimum pulse width will appear only during Read Flow-Through Mode. The reader may wish to read the accompanying application note, "FIFO Boundary Issues" to familiarize himself with this special condition. Referring to figure 5, the last read operation in a FIFO (which has both the read and write tokens) is begun while the part is

in an empty state. The write operation is begun while read is active and the part is empty. This is referred to as Flow-Through Mode (this mode is only significant for cascading when the write and read operations in question are the last of each for that FIFO). The rising edge of the first XO pulse will go high txoH after the rising edge of the last write. The falling edge, however, is measured from the rising edge of the empty flag instead of the falling edge of read. The EF edge indicates that the FIFO is no longer empty, and the read operation can begin only then (and so XO will go low txoL from the rising edge of EF). Simply put, in Flow-Through mode, where the write and read tokens will be passed immediately after each other, the delay of text guarantees that the following FIFO receiving the pulses will recognize two distinct pulses instead of only one.

texo and txo are the minimum \overline{XO} pulse widths generated by the FIFO corresponding to text and txi, respectively.




Figure 1. Depth-Expansion to Form a 12,288 x 9 FIFO




Figure 2. Intermediate FIFO States in Cascaded Configuration




Figure 3. XO Delay from Clock




Figure 4. 1st Clock Pulse Delay from $\overline{\text{XI}}$




Figure 5. Cascade Timing During Read Flow-Through

Cascading	AMD	High	Density	CMOS	FIFO
Cascaumu	MINID	111411	Deligita		

Cascadability Issues in Low Density FIFOs



Operation Overview

Small FIFOs are controlled by two signals, Shift In (SI) and Shift Out (SO). There are two status signals generated by the FIFO: Input Ready (IR) and Output Ready (OR). A typical small FIFO pinout is shown in Figure 1.




Figure 1. Typical Small-FIFO Pinout

Data is shifted into the FIFO as follows:

- SI and IR both being HIGH initiates the shift in.
- The FIFO internally detects a valid shift in by ANDing the SI and IR signals.
- Data is latched by the FIFO when this valid shift is detected.
- The FIFO acknowledges the valid shift by bringing IR LOW.
- The SI line is brought LOW to complete the shift in operation, and to reset the valid shift detect.
- 6. IR returns HIGH if there is room for new data.

Data is shifted out of the FIFO as follows:

- 1. SO and OR both being HIGH initiates the shift out.
- The FIFO internally detects a valid shift out by ANDing the SO and OR signals.

- The FIFO acknowledges the valid shift out by bringing OR LOW.
- The SO line is brought LOW to complete the shift out operation.
- If the FIFO is not empty, OR will return HIGH following SO going LOW. Whenever OR is HIGH, a valid data word is present at the outputs.

The shift in operation is independent of the shift out operation, allowing data to be shifted in at a different rate than it is shifted out. The FIFO indicates that it is full by holding IR LOW after a shift in, and that it is empty by holding OR LOW after a shift out.

Cascading

If a deeper buffer size is required, two or more FIFOs may be cascaded, as shown in Figure 2.

The operation of this buffer is identical to that of the single FIFO buffer. The user controls the shifting of data into the most *upstream* part, and the shifting of data out of the most *downstream* part. This composite buffer has the same handshake (SI, IR, SO, and OR) and data (D0..D4, O0..O4) lines as a single FIFO.

The user has control over the data as it enters and leaves the buffer. The passage of data through the "middle" of the buffer is beyond user control. This data must be capable of being correctly transferred between any of the "middle" devices at a rate greater than or equal to the overall buffer throughput rate.

The point of data transfer between two FIFOs is called the cascade interface. There are numerous timing criteria which must be satisfied by the FIFOs on each side of this interface in order to ensure a flawless transfer of data. This is true even for two-FIFO buffers, in which the middle of the buffer consists of a single cascade interface. Such criteria must be satisfied at all frequencies within the operating range, and for asynchronous data streams. The following cases illustrate the various timing conditions that may be encountered whenever two or more FIFOs are cascaded.




Figure 2. A Cascaded Buffer

Case 1: Low-Frequency Fallthrough

Monolithic Memories' shallow FIFOs are fallthrough devices, that is, the first word shifted into an empty part automatically "falls through" the buffer and it becomes visible at the outputs. Its presence is indicated by the rising edge of OR. The following sequence describes this fallthrough action as a word is shifted into FIFO A (see Figure 2):

- 1. IR of FIFO A is HIGH because the device is empty.
- The user brings SI HIGH, latching the data word and commencing a shift in.
- 3. SI is then brought LOW to release the word for fallthrough.
- OR of FIFO A will go HIGH within the "fallthrough time" (tPT). OR going HIGH signals a valid word at the outputs.
- 5. IR of FIFO B is HIGH because it, too, is empty.
- Because OR of A is tied to SI of B, a valid shift in is begun into FIFO B on the rising edge of OR.
- Because IR of B is tied to SO of A, a valid shift out is begun (SO*OR = 1) out of A.
- Data is simultaneously shifted out of A, and into device B. The transfer is thus begun.
- Because a valid shift out is detected in A, OR goes LOW to acknowledge it. This becomes a falling edge on SI for B.
- The transfer is now complete. The word falls through B, then through FIFO C, and so on, until it reaches the outputs of the bottom FIFO.

The timing diagram for low-frequency fallthrough is shown in Figure 3.




Figure 3. Low-Frequency Fallthrough

The term "low frequency" means that the time between arrival of words is long relative to the time required for a data transfer. There is a basic set of timing requirements that must be satisfied in all fallthrough cases, plus an additional one for high-frequency operation. The basic set will now be discussed.

Consider a cascade interface between FIFOs X and Y of Figure 2. The OR of X goes HIGH, then is quickly reset once a valid shift out is detected. The duration of this OR pulse, termed tOPH, must be long enough to be used by the SI of the downstream FIFO (Y). Specifically,

tOPH > tSIH(required) [1].

This requirement is shown as a function of temperature in Figure 4.




Figure 4. toph vs. tsih at a Particular Vcc

The tOPH requirement is derived from histograms generated during the characterization of a broad sample of cascadable parts. The parts are tested individually at a variety of voltage and temperature conditions. AMD specifies its cascadable FIFOs with a reliable margin between the tOPH and tSIH histograms under each condition.

A short logic 1 pulse on SI will produce a short logic 0 pulse (tIPL) on IR. tIPL must be long enough to be recognized as a legitimate SO low pulse by the upstream part X. Thus,

There is a direct relationship between tSIH and tIPL. The requirements on tIPL from [2] are used to dictate the requirement on tSIH. The parameter tIPL is used only for characterization and internal testing and does not appear in AMD sheets.

Next, there is the need for SO and OR to be simultaneously at a logic 1 long enough for the FIFO to detect a valid shift out. This time requirement, which is not found in the datasheets is termed tSOHR(req), "time for SO to remain high after OR goes high." If IR, which drives SO, goes LOW too soon after a valid shift in is detected in Y, the tSOHR requirement in X may be violated. If so, no shift out will take place. Therefore,

The parameter tSOHR is characterized and tested. It is normally small relative to tSOH.

The last requirement for Case 1 pertains to data set-up. When in the fallthrough mode, input data is taken as valid on the rising edge of SI. The set-up time for this data (tIDS) must be met. Note, however, that meeting this set-up time is the responsibility of the upstream part (X). When X brings its OR pin HIGH, it indicates that new data is present. The time from OR HIGH to new data valid is termed tORD. Because this rising edge commences a shift in for the downstream part, the following relationship must hold:

In all AMD cascadable FIFOs, tIDS max is specified at zero, while tORD max in never specified greater than zero. By this convention, [4] is always satisfied. The validity of inequality [4], and others documented in this application note, are ensured via the method of separation of parametric distributions, as illustrated in Figure 4.

Case 2: Low-Frequency Bubbleback

The term "bubbleback" is a hangover from the register-based FIFOs. Bubbleback occurs when one or more devices in the composite buffer are full, and a word is clocked out of the most downstream one. A vacancy is created in this bottom FIFO, and is soon filled by the first FIFO upstream from it. The vacancy then "bubbles back" all the way to the most upstream FIFO. In the process, a data transfer is required each time the vacancy crosses a cascade interface, as was the case for fallthrough.

The following sequence describes this bubbleback action:

- The user shifts data out of the most downstream FIFO.
- 2. Since this FIFO is no longer full, its IR pin goes HIGH.
- The first FIFO upstream from it held its OR HIGH, because it was not empty.
- The IR of the end FIFO is tied to SO of the FIFO above it.
 The rising edge on IR commences a shift out of the upstream FIFO.
- Simultaneous shift cycles occur in both FIFOs. IR of the end FIFO goes LOW to acknowledge the valid shift in.
- IR going LOW in the end FIFO resets the valid shift out of the upstream device. Since this upstream part is not empty, its OR pin returns HIGH.
- Because this upstream part now contains a vacancy, it commences a shift out of the next higher part. This process continues until the vacancy reaches the most upstream device.

The timing diagram for the cascade interface is shown below.




Figure 5. Low-Frequency Bubbleback

In bubbleback it is IR going HIGH which initiates the transfer of data. IR goes HIGH, then is quickly reset once a valid shift in is detected. This is analogous to the fallthrough case in which OR is pulsed HIGH. The first three bubbleback inequalities, then, are merely I/O duals of [1] through [3]:

tIPH > tSOH(req) [5],

tOPL > tSIL(req) [6],

tORL > tSIHR(req) [7].

There is no data set-up requirement for low-frequency bubbleback since the next data word is present and waiting long before a vacancy arrives for it. This data must, however, satisfy a hold time requirement, as measured from the start of the valid shift in. As seen in Figure 5, SO is brought LOW in the middle of the data transfer. Bringing SO LOW clears the upstream FIFO, causing its read pointer to advance. A new data word then begins its way toward the outputs. The current word being transferred eventually becomes "old" data, to be replaced by the next word. The time that the "old" data is held after SO goes LOW is called tODH.

The bubbleback hold time requirement (see Figure 5) can be expressed as:

The parameter tRIDH is the data hold time, relative to IR going HIGH. It is measured relative to IR because, in the bubbleback case, IR initiates the shifting-in of data.

Testing of [8a] is required to ensure cascadability in all outgoing parts. However, inequality [8a] mixes parameters from both the upstream (tODH) and the downstream (tIPH, tRIDH) parts. It is therefore necessary to rewrite [8a] so that it can be examined on individual parts:

$$[tlPH - tRIDH(req)] > -tODH [8b].$$

The quantity on the left hand side of the equation becomes a new characterization parameter, called t1. If there is a sufficient margin between the test histograms of t1 and tODH (as was the case for tOPH versus tSIH), then criterion [8a] will certainly be satisfied.

Case 3: Higher-Frequency Fallthrough

In Case 3, the frequency of operation becomes high enough such that the data transfer time is no longer negligible when compared to the time between arrivals of any two words. Still, the frequency is low enough such that the operation is clearly fallthrough, i.e., OR going HIGH initiates the transfer of data into a downstream part that is clearly waiting for new data.

The timing diagram for this case is shown in Figure 6.




Figure 6. Higher-Frequency Fallthrough

Inequalities [1] through [4] from Case 1 still hold. One more must be added to account for the second rising edge of OR, which now occurs soon after the data transfer.

The falling edge on IR, which occurs after a valid shift in is detected, is seen by the upstream part as a falling edge on SO. This implies a read pointer advance, which could bring new data to the outputs. In the low-frequency case there was no new data to bring, so the current word remained valid for quite some time. At higher frequency, there is a new word to bring to the outputs, which reduces the time that the current data is

valid. There is the risk of a data hold time violation unless the following relationship is met:

tIRL + tODH > tIDH(req) [9].

The parameter $t_{\mbox{\scriptsize IDH}}$ is the data hold time relative to SI going HIGH.

As the frequency of operation gets continually higher, the second rising edge of OR falls closer to that of IR. The limiting cycle time for true fallthrough, as depicted here, is tIRL + tORH, although this cycle time may not be obtainable due to limitations described in the section on natural frequency.

Case 4: Higher-Frequency Bubbleback

In Case 4 the time between creations of vacancies approaches the time required for data transfer. However, the frequency is assumed low enough such that the operation is clearly bubbleback, i.e., the rising edge of IR initiates a shift out of an upstream part which is clearly waiting with valid data.

The timing diagram for this case is seen below.




Figure 7. Higher-Frequency Bubbleback

Inequalities [5] through [8] from Case 2 are still pertinent. One more must be added to account for the rising edge of IR, which reappears soon after the data transfer.

As vacancies bubble back at ever increasing rates, there is the risk of violating the data set-up requirement as measured from the edge of IR. Specifically, the following relationship must hold:

The parameter tRIDS is the set-up time relative to IR going HIGH, Inequality [10] tells us that if tCYCLE gets too short, there may be a data set-up violation. As seen in Figure 7, so long as we remain in bubbleback mode, with IR coming high after SI, we will have tIPH+tODH+|tORD| < tCYCLE, implying tCYCLE-tIPH-tODH> [tORD]. However, AMD designs its cascadable devices such that tRIDS(req) < 0, and tORD < 0, thereby ensuring that there is no set-up violation.

As the frequency of operation gets continually higher, the second rising edge of IR falls closer to that of OR. The limiting cycle time for true bubbleback, as defined here, is tORL + tIRH, although this cycle time may not be obtainable, as discussed in the next section.

Case 5: Natural Frequency

As mentioned previously, the user has no control over the handshake operations at the cascade interfaces. If the user shifts words into a relatively empty buffer at low frequency, the cascade interfaces will operate in the fallthrough mode (Case 1). If the user shifts words out of a relatively full buffer at low frequency, then the interfaces will be forced to operate in bubbleback mode (Case 2). For continuous operation at moderately high rates, the interface timing will begin to resemble one of the next two (3 and 4) cases.

As the frequency is increased further, the interface timing may no longer be clearly bubbleback or clearly fallthrough. This is what occurs as the throughput rate approaches the *natural frequency* of the cascade interface. This natural frequency is the maximum frequency at which the handshake signals can negotiate part-to-part data transfers. Consider Figure 8.




Figure 8. Zero-Phase Incidence

Figure 8 illustrates a perfectly legitimate handshake operation. There is clearly a shift in (SI*IR=1) and a shift out (SO*OR=1), implying a transfer of data. However, none of the previous cases directly apply since it is neither a fallthrough nor a bubbleback case.

In the fallthrough mode SO was clearly high before OR, while IR went high clearly before SI. Thus, SO had positive phase relative to OR, while SI had negative phase. Likewise, the bubbleback mode has negative phase for SO and positive phase for SI. The relative phases of the SI and SO signals have important implications for the cascading parameters at high frequencies. As explained later, the natural frequency of cascading must be guaranteed higher than the maximum throughput rate applied to the cascaded FIFO system. Predicting and measuring the natural frequency poses some difficulties, as explained below.

The fallthrough parameters tIRL, tOPH, tIDS, etc., are all characterized at positive SO, negative SI phase, whereas the bubbleback parameters tORL, tIPH, tRIDH, etc., are all characterized at positive SI, negative SO phase. When the relative phases approach zero from either side (Figure 8), the meaning of these parameters becomes ambiguous. Take for example the parameter "time from valid shift in (SI*IR=1) to IR going low." For positive phases this quantity approaches the tIPH asymptote, while for negative phases it approaches the tIRL asymptote. When the phase is near zero, this quantity lies somewhere in between, as shown in Figure 9.

As indicated on the graph, a new name is required for this pseudo-parameter. It will be known here as tVSIRL, or "time from valid shift in to IR low." Similar graphs can be generated for

the pseudo-parameter called tVSORL, as well as for t(R)IDS and t(R)IDH. This sort of graphical information is useful when analyzing operating characteristics at or near the natural frequency. At this point there are two approaches one can take to predicting the natural frequency:

 Take an iterative approach to determine the minimum working values of phase (φ), tVSIRL(φ), tVSORL(φ), t (R)IDS(φ), etc., using two figures, 10 and 11.




Figure 9. t_{VSIRL} as a Function of Phase




Figure 10. Positive SO/OR Phase at Natural Frequency




Figure 11. Positive SI/IR Phase at Natural Frequency

One needs to determine which of the two cases (Figures 10, 11) has a lower maximum frequency. In equation form:

$$1/f_{MAX} = \max\{t_{VSIRL}(\emptyset) + t_{ORH}, t_{VSORL}(\emptyset) + t_{IRH}\} [11]$$

2) Approach (1) provides the exact value of the natural frequency, but only after a considerable amount of iteration. There exists a simpler approach to the problem, based upon the results of Cases 3 and 4. This approach yields a conservative estimate of the natural frequency, such that if the composite buffer is operated at or below this frequency, cascadability can be guaranteed. Figure 6 depicts fallthrough operation based on the assumption that tIRL + tORH is clearly greater than tOPH + tIRH. If this is not the case, then the second rising edge of OR could possibly occur before the second rising edge of IR. Then, the parameter tOPH is no longer valid, and should be replaced by the more applicable tORL. However, tORL pertains to cases where SO arrives substantially after OR. If the rising edges of IR and OR are close to one another, then the applicable value may lie somewhere inbetween tORL and tOPH. To be safe, merely take the greater of these two values.

The same reasoning applies for the breakdown of the fundamental assumption of Case 4. The following is a simple worst-case expression for fMAX at each operating condition:

$$1/fMAX(wc) = max\{tVSIRL(max)+tORH,tVSORL(max)+tIRH\}$$
[12a]

where:

tVSIRL(max)=max{tIRL,tIPH} [12b], tVSORL(max)=max{tORL,tOPH} [12c].

Note that using the results of Cases 3 and 4 produced equation [12] which bears great resemblance to the more accurate expression in [11]. One strategy for dealing with cascadability is to design a FIFO with "flat" tVSIRL, tVSORL, t(R)IDS, etc., characteristics. This eliminates the dependence on signal phase, and fMAX can be expressed exactly as:

Such a strategy provides a more reliable cascade interface, and is well worth the price of a lower fMAX.

It should be noted that the natural frequency at each operating condition (VCC, temperature) is unique, and is the limiting frequency regardless of how it is approached, whether by fallthrough or by bubbleback. Consider the following figure.




Figure 12. Approach of fMAX from Fallthrough

Let us say that the natural frequency of the cascade interface between A and B is 10 MHz. Data is shifted at low frequency into A, and falls through to B, until B is one-half full. The two-device buffer is then operated for a while with the input, output, and interface working at 5 MHz.

Then, the input and output frequencies are raised to, say, 15 MHz. Immediately thereafter, the composite buffer will continue to function, since the input and output circuitry of a FIFO

can usually operate at frequencies above the natural frequency. The cascade interface, however, will be limited to a rate of 10 MHz. Eventually, the bottom part will empty, and the top part will fill. A cascade limited bottleneck occurs, limiting the overall throughput rate to 10 MHz. Data words from the 15 MHz input stream will be intermittently read at a 10 MHz rate, causing a loss of data.

At some point in time between the frequency increase and the bottlenecking, there will be five or so words in the top part, and twenty-seven or so (half of 64, minus 5) words in the bottom part. The FIFOs will no longer be in fallthrough mode, since there is more than one word in the upstream part, and more than one vacancy in the downstream part. The natural frequency mode will have been entered, and the interface will carry data as fast as possible.

A similar example can be drawn for these FIFOs, with the composite buffer initially three-fourths filled. Eventually, the top part will fill and the bottom part will empty. At some point in between, the FIFOs will no longer be in bubbleback mode, but in the natural frequency mode, because there will exist more

than one vacancy in the downstream part and more than one word in the upstream part. The overall steady state throughput rate will again be limited to 10 MHz.

In each of the above cases, the composite buffer went from either fallthrough or bubbleback mode to the natural frequency mode (where both parts were neither full nor empty), then on to an interface limited natural frequency mode, subject to throughput-related errors.

Regardless from which direction the natural frequency was approached, this frequency must be unique since it represents the case where the upstream part contains more than one word and where the downstream part contains more than one vacancy. When this happens the interface has no dependence on what is happening at the system input and output ports and shifts data across it at the maximum possible rate.

The maximum operating frequency of a cascaded FIFO must therefore be specified lower than the worst-case natural frequency in order to avoid asynchronously induced bottleneck errors.

FIFO RAM controller tackles deep data buffering


Buffering large amounts of data has long been a source of design headaches. Extra large FIFO buffers minimize system bottlenecks with an implementation as easy as it is cost-effective.

Designers are turning to innovative architectures to extend the performance of computer systems. Pipelining is one of these innovations. In pipeline architectures, data is buffered temporarily between a system's processing elements. This allows these processing elements to work more efficiently. Since data transfers can occur asynchronously, designers can minimize bottlenecks in data paths and boost overall performance.

Data buffering, however, is sometimes difficult and costly to implement. In multiprocessing and data communications applications, for example, designers encounter the problem of how to buffer large blocks of sequential data temporarily with minimum cost and trouble. Often, a few thousand to tens of thousands of words must be buffered.

In multiprocessing applications, large blocks of data and instructions are passed between the various processors. Storing information between the processors for a short time lets a sender pass data on without waiting for a receiver to finish its current task, so the sender can more quickly move on to its next task.


For data communications applications, large blocks of data must be transferred from one node to another along a data channel. Temporary buffering on and off the data channel permits each



device in the network to work more efficiently. Data can be transferred to the buffer when ready, and the device is free to move on to the next task without waiting for the data channel to be free.

Buffering large amounts of data, often called deep data buffering, can be accomplished through several methods. One technique, direct memory access (DMA), sets aside blocks of main memory as temporary data buffers. When a request for data transfer is received, the DMA controller interrupts the processor and takes control of the memory bus. The controller then moves the data into memory that has been allocated for temporary buffering.

Looking at the advantages of this buffering method, DMA controller chips are relatively inexpensive. Since they require little extra logic, the controllers are simple to implement. The DMA.approach, however, has several drawbacks. First, the processor is interrupted every time a data block



transfer request is made. To transfer data, the processor must hand over control of the memory bus. When many data block transfers occur, system performance is severely degraded. Large blocks of data degrade performance even more.

DMA also limits rates and formats of data. Using this te chnique, the maximum data rate is limited to the system bus data rate. Bursts of rapid data can't be directly accommodated. Besides, DMA operation is synchronous with system operation, which means that all data transfers—both input and output—must be synchronous with the system clock.

chronous data can't be directly accomated. Another drawback of DMA is that it sen't allow for simultaneous input and output operation. This greatly limits the ability of a DMA buffer to act as a pipelining element.

The DMA approach is best suited for systems in which low cost is a top priority, and performance degradation, caused by interruptions to processors during the transfer of data, is tolerable. In effect, designers opting for DMA trade overall system performance, considerations about the rate and format of data and immediate access to information for inexpensive implementation and simple design.


RAM approach eases bottlenecks

Another approach to deep data buffering involves dual-port RAM devices. A dual-port RAM is placed along the data transfer path and acts as temporary storage for incoming or outgoing data. These devices overcome many of the limitations of DMA. Thanks to two independent ports, data transfers can be completely asynchronous and simultaneous. Since one port can be isolated from the data bus, processors don't have to hand over control of the memory bus during data transfer.

Using dual-port RAMs for data buffering does have its disadvantages; to work as a data buffer, it requires a lot of external and control logic. Counters, comparators and control logic must be added to make the dual-port RAM read and write data sequentially and prevent buffer overflows and underflows from occurring. This external logic can add up to large amounts of valuable board real estate and limits the data rate of the buffer.

Another disadvantage is cost. Dual-port RAMs are 10 times the price of comparable conventional static RAMs; a $1-k \times 8$ -bit device costs \$25 to \$30. Implementing a $4-k \times 16$ -bit buffer will cost approximately \$200 for the RAM device alone.

A third method of buffering data uses first-in, first-out buffers between elements as temporary storage sites. These FIFO devices store and output the data sequentially. Like dual-port RAMs, they



In a video teleconferencing system, a video image with a resolution of 1,024×1,024 pixels will generate 1 Mbyte of data per image. After a compression of 32:1, there are 32 kbytes of compressed data for each image. For optimal system performance, the data is passed to a FIFO buffer to wait for transmission along the data channel. The system is then free to begin processing the next image.

have two independent asynchronous ports. But one port is dedicated to input, the other to output.

FIFO buffers offer an extremely efficient approach for data buffering. Virtually no external control is required since control and arbitration is performed with on-chip logic. Addressing is eliminated because data is sequential. The streamlined buffering afforded by FIFOs maximizes the data rate, which makes this approach a natural for high-performance systems.

For maximum data rate and design ease, FIFO buffers offer advantages over DMA and dual-port RAM methods. But the devices are geared for data buffering of shallow-to-medium depth. Large data blocks are buffered only by using an array of FIFOs, which requires large amounts of board space, making FIFO buffers too expensive and inefficient for applications with large data amounts.


FIFO RAM controllers tackle deep data

When deep buffering is required, very large FIFO RAM buffers reduce the costs and space problems of conventional FIFO techniques. Devices such as the 674219 FIFO RAM controller can accommodate large amounts of data in high-performance systems. These devices provide the addressing, control, and arbitration logic that enables an array of RAMs to function as a FIFO buffer.

One advantage of this kind of device is the large amount of data it can handle. Using inexpensive single-port static RAMs (or dynamic RAMs with additional external logic), designers can implement a fast, fully asynchronous buffer that can temporarily store from 512 to 65,536 words. In the case of the 674219 FIFO RAM controller, a performance of 12 MHz can be attained. During simultaneous input and output operation, a data rate of 6 MHz is possible.

With two registers for data latching, a few logic gates and a RAM array, these devices can replace any system function block calling for large data buffers. All of the control, arbitration and status logic is placed on a single device, greatly simplifying large FIFO buffer designs. Information about the buffer is provided by four status flags: full, empty, half-full and almost-full/almost-empty. The full and empty flags buffer overflow and underflow. When the buffer is full, attempts to write data into the buffer won't be acknowledged. Data already in the buffer, however, won't be lost. Similarly, the empty flag prevents false data from being read out.

Status flags also help increase the efficiency of buffers and optimize system performance. Together, the half-full and almost flags can in-



Two internal counters generate addresses for the RAM array to function in a first-in, first-out manner. A third counter in the FIFO RAM controller generates status information with four flags: full, empty, half-full and almost-full (16 word locations to full)/almost-empty (only 16 words remaining). This counter is programmed by buffer-size select inputs to provide the proper status information for the buffer.

dicate when the buffer is almost empty and tri gger a signal to the source for more data. This ensures a steady stream of data to the receiver. In sy stems where a receiver, such as a peripheral, is operating at a much slower rate than the source, such as a processor, the processor can send data in high-speed bursts to the buffer and then attend to other tasks while a peripheral accepts the data in a strady, uninterrupted stream.

Dual-pointer FIFO architecture

FIFO RAM controllers implement a RAM-based FIFO architecture, which uses two pointers. The write pointer contains the address of the next available location in the RAM array to be written and the read pointer has the address of the next location for data to be read. When either pointer is used to access the memory array, it's incremented automatically to point to the next available location. When the pointer reaches the last location, it's reset to zero and the procedure continues.

A third counter provides status information, generates flag logic and prevents overflow and underflow. The -size select inputs program this counter to give the proper status information to the buffer.

In the cycle of a typical system, the buffer is reset with the Master Reset (MR) pin. This sets the read and write pointers to zero and activates the empty flag. A write cycle is initiated by a Write Request (WREQ). The Write Ready (WRDY) line goes low, acknowledging the request. A Write Register Clock (WREGCK) pulse from the FIFO RAM controller latches the data into the write register. Data is then written to the RAM array at the address location provided by the write pointer. When the buffer has valid data, the empty flag will go low, indicating that a read can take place. The read cycle follows the same sequence as the write cycle.

Since a FIFO RAM controller uses low-cost, single-port RAMs, arbitration is needed to resolve simultaneous read and write requests. On-chip arbitration logic determines which request is serviced first. The second request is acknowledged, but will not be serviced until the first request is completed.

Conventional FIFO buffers are based on shift registers. Data is shifted from register to register to the top of the stack, and then to the output port. The time it takes for a word to move from the input port to the output port is called "fall-through,"

and it is dependent on the depth of the FIFO buffer.

By contrast, FIFO RAM controllers implement a RAM-based buffer. In this scheme, pointers are incremented as each read or write occurs. Since data doesn't physically move, fall-through time is eliminated. What's more, external control of the RAM array buffer is possible by disabling both the Write Enable (WEN) and the Read Enable (REN) to impose three states on the address lines from the FIFO RAM controller to the RAMs.

By reducing the cost and space requirements of FIFO buffering, FIFO RAM controllers offer systems designers an efficient and cost-effective method to buffer large amounts of data. Using these devices, designers can minimize system bottlenecks in data paths and processing elements and can boost overall system performance.





SECTION 7 Physical Dimensions*


CD 020 20-Pin Ceramic DIP **CD 028** 28-Pin Ceramic DIP CD 032 32-Pin Ceramic DIP **CD 040** 40-Pin Ceramic DIP CD4028 28-Pin 400-mil, Ceramic DIP **CDV028** 28-Pin View Ceramic DIP **CDV032** 32-Pin View Ceramic DIP CDV040 40-Pin View Ceramic DIP CLR032 32-Pin Rectangular Ceramic Leadless Chip Carrier **CLV032** 32-Pin View Rectangular Ceramic Leadless Chip Carrier **CLV044** 44-Pin View Square Ceramic Leadless Chip Carrier PD 020 20-Pin Plastic DIP PD 028 28-Pin Plastic DIP PD 032 32-Pin Plastic DIP PD 040 40-Pin Plastic DIP PD3028 28-Pin 300-mil, Plastic DIP PDW028 28-Pin Wide 300-mil, Plastic DIP PL 020 20-Pin Square Plastic Leaded Chip Carrier PL 032 32-Pin Rectangular Plastic Leaded Chip Carrier PL 044 44-Pin Square Plastic Leaded Chip Carrier

For reference only. All measurements are in inches unless otherwise specified. BSC is an ANSI standard for Basic Space Centering.


CD 020 20-Pin Ceramic DIP










CD 028 28-Pin Ceramic DIP









CD 032 32-Pin Ceramic DIP





CD 040 40-Pin Ceramic DIP



CD4028 28-Pin, 400-mil, Ceramic DIP










06837C

CDV028 28-Pin View Ceramic DIP









08267B


CDV032 32-Pin View Ceramic DIP




CDV040 40-Pin View Ceramic DIP




CLR032 32-Pin Rectangular Ceramic Leadless Chip Carrier




CLV032 32-Pin View Rectangular Ceramic Leadless Chip Carrier




CLV044 44-Pin View Square Ceramic Leadless Chip Carrier




PD 020 20-Pin Plastic DIP





PD 028 28-Pin Plastic DIP




PD 032 32-Pin Plastic DIP










PD 040 40-Pin Plastic DIP









PD3028 28-Pin, 300-mil, Plastic DIP




PDW028 28-Pin, Wide 300-mil, Plastic DIP




PL 020 20-Pin Square Plastic Leaded Chip Carrier



PL 032 32-Pin Rectangular Plastic Leaded Chip Carrier



PL 044 44-Pin Square Plastic Leaded Chip Carrier



Sales Offic	es		International (Continued)	
North Amer	ican		KOREA Seoul TEL	(82) 2-784-7598
		(205) 882-9122	I ATIN AMERICA	(82) 2-784-8014
ARIZONA		(602) 242-4400	Ft Lauderdale TEL	(305) 484-8600
CALIFORNIA		, ,	FAX	(305) 485-9736 5109554261 AMDFTL
Culver City		(213) 645-1524 (714) 752-6262 (916) 786-6700	NORWAY HOVIK IEL	(03) 010156
Newport Beach	eeville)	(/14) /52-6262 (916) 786-6700	FAX	(02) 591959
San Diego	36 vine /	(619) 560-7030	I LX	79079
San Jose		(619) 560-7030 (408) 452-0500 (818) 992-4155	SINGAPORETEL	65-3481188 65-3480161
		(818) 992-4155	TIX	55650 AMDMMI
CANADA, Ontario,		(613) 592-0060	SWEDEN.	
Kanata Willowdale		(416) 224-5193	StockholmTEL (Sundbyberg) FAX	(08) 733 03 50
			(Sunabyberg) FAX	(08) 733 22 85
CONNECTICUT		(303) 741-2900 (203) 264-7800	TAIWANTEL	(886) 2-7213393
FLORIDA,			TAIWAN TEL FAX	(886) 2-7723422
Clearwater		(813) 530-9971		
Orlando (i onow	ood)	(305) 776-2001 (407) 862-9292	Manchester areaTEL (Warrington) FAX	(0925) 828008
		(404) 449-7920	(Warrington) FAX	(0925) 851219
		(208) 377-0393	London area TEI	851-628524
ILLINOIS.	***************************************	(200) 077-0035	London area TEL (Woking) FAX	(0483) 756196
Chicago (Itasca))	(708) 773-4422 (708) 505-9517	ILX	851-859103
			North American Repr	esentatives
KANSAS		(913) 451-3115	CANADA	
MARYLANU		(301) 381-3790 (617) 273-3970	Burnaby, B.C DAVETEK MARKE	TING (604) 430-3680
MINNESOTA	· · · · · · · · · · · · · · · · · · ·	(612) 938-0001	Calgary, Alberta - DAVETEK MAR	
NEW IEDGEV		, ,	Kanata, Ontario - VITEL ELECTRO	
Cherry Hill		(609) 662-2900	Mississauga, Ontario - VITEL ELE	CTRONICS. (416) 676-9720
		(201) 299-0002	Lachine, Quebec - VITEL ELECTR	RONICS(514) 636-5951
NEW YORK,		(315) 457-5400	ILLINOIS	
Rrewster		(914)279-8323	HEARTLAND TECH MKTG, IN INDIANA	C(312) 577-9222
		(716) 272-9020	Huntington - ELECTRONIC MA	RKETING
NORTH CAROLINA		······································	CONSULTANTS, INC	(317) 921-3450
		(704) 455-1010	Indianapolis - ELECTRONIC MA	ARKETING
		(919) 878-8111	CONSULTANTS, INC	
OHIO.			IOWA	
Columbus (West	terville)	(614) 891-6455 (513) 439-0268	LORENZ SALES	(319) 377-4666
Dayton		(513) 439-0268	KANSAS	(0.10) 100 1010
DENNSVI VANIA		(503) 245-0080 (215) 398-8006	Merriam - LORENZ SALES	
TEXAS.	·····	(213) 398-8000	Wichita – LORENZ SALES KENTUCKY	(316) 721-0500
Austin		(512) 346-7830	ELECTRONIC MARKETING	
Dallas		(214) 934-9099	CONSULTANTS, INC	(317) 921-3452
Houston		(713) 376-8084 (801) 264-2900	MICHIGAN	(517) 521 5452
		, ,	Birmingham - MIKE RAICK ASS	
Internationa	<i></i>	(02) 771-91-42 (02) 762-37-12	Holland - COM-TEK SALES, IN	
BELGIUM, Bruxelle	sTEL	(02) 771-91-42	Novi - COM-TEK SALES, INC	(313) 344-1409
	<u>F</u> AX	(02) 762-37-12	MINNESOTA	(610) 044 0700
EDANCE Paris	1 L X	846-61028	Mel Foster Tech. Sales, Inc MISSOURI	(612) 941-9790
FRANCE, Falls	FAX	(1) 49-75-10-10 (1) 49-75-10-13	LORENZ SALES	(314) 997-4558
	TLX	263282F	NEBRASKA	
GERMANY,			LORENZ SALES	(402) 475-4660
bau nomburg	TEL	(49) 6172-24061	NEW MEXICO	(EOE) 888 4040
141011011011	FAX	(089) 4114-0 (089) 406490	THORSON DESERT STATES NEW YORK	(505) 883-4343
	TLX	523883	East Syracuse - NYCOM, INC .	(315) 437-8343
HONG KONG,	TEL		Woodbury – COMPONENT	
Wanchai	FAX	(852) 865-1147 67955AMDAPHX	CONSULTANTS, INC	(516) 364-8020
ITALY Milan		(02) 3390541	UHIU	
1171E1, Milan		(02) 3533241	Centerville – DOLFUSS ROOT	& CO(513) 433-6776
	FAX	(02) 3533241	Columbus – DOLFUSS ROOT 8	
IADAN	TLX	843-315286	Strongsville – DOLFUSS ROOT OREGON	a CO(216) 899-9370
JAPAN, Atsugi	TEI	(0462) 29-8460	ELECTRA TECHNICAL SALES	INC (503) 643-5074
ntougi		(0462) 29-8458	PENNSYLVANIA	, 1110(000) 043-30/4
Kanagawa	TEL	(0462) 47-2911	RUSSELL F. CLARK CO., INC	(412) 242-9500
-	FAX	(0462) 47-1729	PUERTO RICO	• •
ı окуо		(03) 3346-7550 (03) 3342-5196	COMP REP ASSOC, INC	(809) 746-6550
	TLX	J24064AMDTKOJ	WASHINGTON ELECTRA TECHNICAL SALES	(206) 924 7440
Osaka	TEL	(06) 243-3250	WISCONSIN	(206) 821-7442
	FAX	(06) 243-3253	HEARTLAND TECH MKTG, INC	(414) 792-0020
			HEALTENAD TEOR WINTER, INC	

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.





ADVANCED MICRO DEVICES, INC. 901 Thompson Place P.O Box 3453 Sunnyvale California 94088-3453 (408) 732-2400 TWX 910-339-9280 TELEX: 34-6306 TOLL-FREE (800) 538-8450

APPLICATIONS HOTLINE & LITERATURE ORDERING (800) 222-9323 (408) 749-5703